ASSEMBLY LANGUAGE MANUAL
Specifications Subject to Change.

Convergent Technologies, Convergent, CTOS, CT-BUS, IWS, EWS, and MWS are trademarks of Convergent Technologies.

Copyright © 1980 by Convergent Technologies
## CONTENTS

Guide to Technical Documentation ................................ vii

1 Introduction ....................................................... 1
   Choice Among Convergent Languages .......................... 1
   Features of the Assembly Language ........................... 2
   Design of the Instruction Set ................................. 2
   Arrays .......................................................... 3
   Object Modules and Linking .................................... 3
   Segments and Memory References .............................. 4
   Registers ....................................................... 5
   Addressing ..................................................... 5
   Procedures ..................................................... 7
   Macros .......................................................... 8
   Example ......................................................... 8
   Invoking the Assembler from the Executive .................. 8
      Field Descriptions ........................................ 10

2 Programs and Segments ........................................... 13
   Segments ....................................................... 13
      SEGMENT/ENDS Directives ................................ 13
      Segment Nesting ........................................... 14
   ASSUME Directive ............................................. 16
   Loading Segment Registers ................................... 17
   Segment Override Prefix ...................................... 18
   Anonymous References ...................................... 19
   Memory Reference in String Instructions ................... 20
   GROUP Directive .............................................. 21
   Procedures ..................................................... 22
      PROC/ENDP Directives ..................................... 22
      Calling a Procedure ...................................... 23
      Recursive Procedures and Procedure Nesting on
      the Stack ................................................. 23
      Returning from a Procedure ............................... 25
   Location Counter ($) and ORG Directive ..................... 25
   EVEN Directive ................................................ 26
   Program Linkage (NAME/END, PUBLIC and EXTRN) .......... 26
      END Directive .............................................. 27

3 Data Definition .................................................. 29
   Introduction ................................................... 29
   Constants ...................................................... 29
   Attributes of Data Items ..................................... 31
      SEGMENT .................................................... 31
      OFFSET ..................................................... 31
      TYPE ........................................................ 31
      DISTANCE .................................................. 31
   Variable Definition (DB, DW, DD Directives) .............. 32
      Constant Initialization ................................... 32
      Indeterminate Initialization .............................. 33
      Address Initialization (DW and DD Only) ................ 33
      String Initialization ..................................... 33
Enumerated Initialization ........................................... 34
DUP Initialization ..................................................... 34
Labels and the LABEL Directive .................................... 34
LABEL Directive ....................................................... 35
LABEL with Variables ............................................... 35
LABEL with Code ..................................................... 36
Label Addressability .................................................. 36
Records ................................................................. 37
Initializing Records ................................................... 38
Structures ............................................................... 39
Default Structure Fields ............................................. 41
Overridable Structure Fields ....................................... 41
Initializing Structures ............................................... 42

4 Operands and Expressions ......................................... 43
Operands ............................................................... 43
Immediate Operands ................................................... 43
Register Operands ..................................................... 44
  Explicit Register Operands ....................................... 44
  Implicit Register Operands ..................................... 45
Segment Registers ..................................................... 46
General Registers ..................................................... 46
Flags ................................................................. 46
Memory Operands ..................................................... 46
  Memory Operands to JMP and CALL ................................ 46
Variables ............................................................. 48
  Simple Variables .................................................. 48
  Indexed Variables ................................................ 48
  Double-Indexed Variables ...................................... 48
Attribute Operators .................................................. 49
  PTR, the Type Overriding Operator ................................ 49
Segment Override ..................................................... 50
SHORT ............................................................... 50
THIS ................................................................. 51
Value-Returning Operators .......................................... 51
Record Operators ..................................................... 53
Operator Precedence in Expressions .............................. 53
EQU Directive ......................................................... 54
PURGE Directive ...................................................... 54

5 Forward References ............................................... 55

6 Instruction Format ................................................ 57

7 Flags ................................................................. 59
Flag Registers ........................................................ 59
Flag Usage ............................................................ 60
  Auxiliary Carry Flag (AF) ....................................... 60
  Carry Flag (CF) .................................................... 60
  Overflow Flag (OF) .............................................. 60
  Parity Flag (PF) .................................................. 60
  Sign Flag (SF) .................................................... 61
  Zero Flag ........................................................... 61
LIST OF FIGURES

Figure 1-1. Analysis of Sample Instruction ......................... 6
Figure 1-2. Example of Complete Assembly Program ............... 9
Figure 2-1. CALL/RET Control Flow .................................. 24
Figure 11-1. Error Message Module Program ....................... 88
Figure 11-2. Standalone Main Program ............................. 91
Figure 11-3. Convergent-Compatible Main Program ............... 92

LIST OF TABLES

Table 2-1. String Instruction Mnemonics .......................... 20
Table 3-1. Constants ............................................... 29
Table 3-2. Target Label Addressability ........................... 36
Table A-1. Effective Address Calculation Time .................. A-3
Table A-2. Alternate Mnemonics .................................. A-4
Table A-3. Instruction Set in Numeric Order of Instruction Code ................................................. A-5
Table A-4. Instruction set in Alphabetic Order of Instruction Mnemonic ........................................... A-12
GUIDE TO TECHNICAL DOCUMENTATION

This Manual is one of a series that documents the Convergent™ Family of Information Processing Systems. The series includes:

- Technical Summary
- Workstation Hardware Manual
- Peripherals Hardware Manual
- Central Processing Unit
- CTOS™ Operating System Manual
- Executive Manual
- Editor Manual
- BASIC Manual
- FORTRAN Manual
- COBOL Manual
- Pascal Manual
- Assembly Language Manual
- Debugger Manual
- Utilities Manual
- Data Base Management System Manual
- 3270 Emulator Manual
- System Programmer's Guide
- Operator's Guide

This section outlines the contents of these manuals.

The Technical Summary briefly describes the hardware and software of the Convergent Family of Information Processing Systems. It summarizes the other manuals in one volume. It can be helpful to read this overview before reading the other manuals.

The Workstation Hardware Manual describes the mainframe, keyboard, and video display. It specifies system architecture, printed circuit boards (motherboard, processor, I/O-memory, video
control, ROM expansion, and RAM expansion), keyboard, video monitor, Multibus interface, communications interfaces, power supply, and environmental characteristics of the workstation.

The Peripherals Hardware Manual describes the disk subsystems. It specifies the disk controller motherboard, controller boards for the floppy disk and the Winchester disks, power supplies, disk drives, and environmental characteristics.

The Central Processing Unit describes the main processor, the 8086. It specifies the machine architecture, instruction set and programming at the symbolic instruction level.

The CTOS™ Operating System Manual describes the operating system. It specifies services for managing processes, messages, memory, exchanges, tasks, video, disk, keyboard, printer, timer, communications, and files. In particular, it specifies the standard file access methods.

The Executive Manual describes the command interpreter, the program that first interacts with the user when the system is turned on. It specifies commands for managing files and invoking other programs such as the Editor and the programming languages.

The Editor Manual describes the text editor.

The BASIC, FORTRAN, COBOL, Pascal, and Assembly Language Manuals describe the system's programming languages. Each manual specifies both the language itself and also operating instructions for that language. For Pascal, the manual is supplemented by a popular text, Pascal User Manual and Report.

The Debugger Manual describes the Debugger, which is designed for use at the symbolic instruction level. Together with appropriate interlistings, it can be used for debugging FORTRAN, Pascal, and assembly language programs. (BASIC and COBOL, in contrast, are more conveniently debugged using special facilities described in their respective manuals.)

The Utilities Manual describes miscellaneous programs such as the Linker, which links together separately compiled object files, and the Asynchronous Terminal Emulator.

The Data Base Management System Manual describes the data base management system. It specifies (1) the data definition language, which defines the logical structure of data bases and separately defines their physical organization, (2) the host language interfaces for accessing data bases from each of the system's programming languages, and (3) the utilities for creating, loading, unloading, and reorganizing data bases.

The 3270 Emulator Manual describes the 3270 emulator package.
The System Programmer's Guide addresses the needs of the system programmer or system manager for detailed information on operating system structure and system operation. It describes (1) diagnostics, (2) procedures for customizing the operating system, and (3) system utilities normally used only by a system programmer or manager, for example, Initialize Volume, Backup, and Restore.

The Operator's Guide addresses the needs of the average user for operating instructions. It describes the workstation switches and controls, keyboard function, and floppy disk handling.
1 INTRODUCTION

This Manual describes the Convergent assembler and assembly language. The Manual is directed towards readers who understand some assembly language reasonably well.

To understand an assembler, it is usually helpful to first understand the machine architecture of the target CPU. If you are not already familiar with the machine-level architecture of the Convergent Information Processing System, you can find it useful to read the Central Processing Unit. That document also contains a brief discussion of assembly language programming at an elementary level, and it describes the instruction set in detail. So, if this Manual is too difficult, try reading the Central Processing Unit.

Since this Manual is primarily a reference work, we do not expect you to read it straight through. But if you are not entirely conversant with Convergent assembly language, you should initially read the first four sections.

Choice Among Convergent Languages

A programmer working with a Convergent Information Processing System has many different languages to choose among. The choice among languages involves several considerations.

- Does the program require the unique business features of COBOL or the scientific features of FORTRAN?
- Is an interpreted language (such as BASIC) suitable?
- Will the system programming and data structuring facilities of Convergent Pascal be particularly valuable in the program to be written?
- Should the program be divided into parts to be written in different languages and combined by the Linker?

If the program (or program part) requires direct access to processor registers and flags, then assembly language is the best choice. To the extent that memory utilization and object code efficiency are more important than development speed and programmer productivity, assembly language is a better tool than Pascal or FORTRAN.

It is rarely the case that an entire application system ought to be written in assembly language. The programmer should determine those parts in which direct access to machine features, efficiency, and memory utilization are overriding concerns, and implement those parts in assembly language, while writing the remainder of the application in an appropriate high-level language.
Features of the Assembly Language

The Convergent assembly language features a powerful instruction set, sophisticated code and data structuring mechanisms, strong typing (the ability to check that the use of data is consistent with its declaration), a conditional assembly facility, and a macro language with extensive string manipulation capabilities.

Design of the Instruction Set

A complete description of the instruction set is given in Appendix A and in the Central Processing Unit.

This assembly language differs from most other assembly languages, which usually have one instruction mnemonic for each operation code (opcode). In this assembly language, a particular instruction mnemonic can be assembled into any of several opcodes; the type of opcode depends on the type of operand.

This assembly language is a "strongly typed" language because mixed operand types are not permitted in the same operation (as, for example, moving a declared byte to a word register). You cannot inadvertently move a word to a byte destination, thereby overwriting an adjacent byte, nor can you move a byte to a word destination, thereby leaving meaningless data in an adjacent byte. However, if you need to override the typing mechanism, there is a special operation, called PTR, which allows you to do this. See Section 4.

The assembly language makes it possible to convey much information in a single, easy-to-code instruction. Consider this instruction:

\[
\text{SUB } [\text{BP}][\text{SI}].\text{field4}, \text{CH}
\]

The contents of the 8-bit register CH are subtracted from a memory operand; registers BP and SI are used to calculate the address of the memory operand; and the identifier field4 and the dot operator (.) are used to designate symbolically an offset within the structure pointed to by BP and SI.

The register BP points within the run-time stack and is used, as is the case in this example, when the operand is on the stack. (The segment register for the stack segment is SS, so the 16-bit contents of SS are automatically used together with BP in addressing the memory operand.)

The 16-bit contents of register SI are the offset of the data from the top of the stack. That is, the contents of BP and SI are added in the effective address calculation.

In this context, the dot operator (.) refers to a structure. (See Section 3 for a description of structure definitions.)
identifier that follows, field4, identifies a structure field. Its value gives the relative distance, in bytes, from the begin-
ing of the structure to field4. (Offset values for each field of the structure relative to the beginning of the structure are generated by the assembler. In this way the structure can be used as a pattern of relative offset values, a "storage template.")

This instruction combines the contents of the stack segment reg-
ister SS, the end of stack register BP, the index register SI, and the offset of field4, to form an absolute machine address. The contents of the 8-bit register CH are subtracted from the byte thus addressed. This instruction includes opcode, base register, index register, structure displacement and relative offset, type information, direction (register to memory), and source register. The instruction assembles into only three bytes.

**Arrays**

Arrays of bytes, words, doublewords, structures, and records (defined below) can be defined and initialized with, respec-
tively, the DB, DW, DD, structure-name, and record-name direc-
tives, as shown here:

```
rgb   DB 50 DUP(66) ;Allocate 50 bytes, named rgb,
                ;initialize each to 66.
rgw   DW 100 DUP(0) ;Allocate 100 words, named rgw,
                ;initialize each to 0.
rgdd  DD 20 DUP(?)  ;Allocate 20 doublewords, named
                ;rgdd, don't initialize them.
```

When you refer to array elements, be aware that the origin of an array is 0. This means that the first byte of the array rgb is rgb[0], not rgb[1]. Its nth byte is rgb[n-1]. Also, be aware that indexes are the number of bytes from the start of the array, regardless of whether the array elements are bytes, words, or doublewords.

**Object Modules and Linking**

An object module can contain any (or all) of the following: code, constants, variable data. The Linker (see the Utilities Manual) arranges the contents of a set of object modules into a memory image, typically with all code together, all constants together, and all variable data together. (This arrangement makes optimal use of the addressing structures of the 8086.) Although the Linker produces such arrangements automatically, the programmer will occasionally want to exercise explicit control. The con-
cepts and facilities used to arrange memory are explained in Section 2.
Segments and Memory References

At assembly-time, you can define as many segments as you wish, as long as each assembly module has least one segment. (You can omit segment definition statements, in which case the default segment is assigned the name ??SEG by the assembler.) Each instruction of the program and each item of data must lie within a segment. Code and data may be mixed in the same segment, but this is generally not done because such a segment cannot be linked with object segments produced by Pascal or FORTRAN.

Here are examples of segments:

- global data segment,
- local data segment,
- stack segment, and
- main program segment (code).

A hardware segment in memory contains up to 64K bytes. It starts at an address divisible by 16, called a paragraph boundary. A paragraph number that is used to address the beginning of a hardware segment is a segment base address.

A segment defined by the programmer is a logical segment. It does not necessarily start at a paragraph boundary, so logical segments need not correspond to hardware segments.

The paragraph numbers at which segments begin are contained, at run-time, within the four 16-bit segment registers (CS, DS, ES, and SS). At any time, there are four "current" segments. CS always defines the current code segment. DS usually defines the current data segment. SS always defines the current stack segment. ES can define an auxiliary data segment.

The memory address calculations done by the processor have two components: a segment base address and an offset. The segment base address must be in one of the four segment registers (CS, DS, ES, or SS).

When a program gets a data item from memory, the hardware combines the 16-bit offset and the 16-bit segment base address as follows:

\[
\text{20-bit physical address} = 16^*\text{(segment base address)} + \text{offset}
\]

For example, if a program is assembled at offset 2400h within the data segment, and if segment register DS is loaded with the value 3E00h, then the physical address of the data is:

\[
16^*3E00h + 2400h = 40400h
\]
The programmer is generally not concerned with this physical address.

**Registers**

The registers are:

- 16-bit segment (CS, DS, SS, ES),
- 16-bit general (AX, BX, CX, DX, SP, BP, SI, DI),
- 8-bit general (AH, AL, BH, BL, CH, CL, DH, DL),
- Base and index 16-bit (BX, BP, SI, DI), and
- 1-bit flag (AF, CF, DF, IF, OF, PF, SF, TF, ZF).

Segment registers contain segment base addresses and must be appropriately initialized at run-time. (If assembly language is used only to implement subroutines for a main program written in a high-level language, this initialization is automatic.)

Each of the 16-bit general, 8-bit general, and base and index registers can be used in arithmetic and logical operations. We frequently call AX "the accumulator," but the processor actually has eight 16-bit accumulators (AX, BX, CX, DX, SP, BP, SI, DI) and eight 8-bit accumulators (AH, AL, BH, BL, CH, CL, DH, DL). Each 8-bit accumulator is the high-order or low-order byte of AX, BX, CX, or DX.

**Addressing**

Operands can be addressed in several different ways with various combinations of base registers (BX and BP), index registers (SI and DI), displacement (adding an 8- or 16-bit value to a base or index register or to both), and direct offset (16-bit addresses used without the base or index register).

A two-operand instruction has a **source** operand, and a **destination** operand, as in:

```
MOV destination, source
```

The source operand can be an immediate value (a constant that is part of the instruction itself, such as the "7" in MOV CX, 7), a register, or a memory reference. If the source is an immediate value, then the destination operand can be either a register or a memory reference.
Figure 1-1. Analysis of a Sample Instruction.

Legend:
- Data flow for this addition operation
- 16-bit segment base value
- 16-bit effective address (offset) within segment
- 8- or 16-bit index or displacement value comprising part of offset

Sample Value | Meaning | Comment
--- | --- | ---
D=0 | Memory destination | D=1 would mean register destination
W=1 | Word operands | W=0 would be byte operands
MOD=01 | Displacement 1 byte; sign-extend | *
REG=010 | Use DX register | *
R/M=010 | Effective address=(BP+(SI)+disp. | *

* For more encodings of MOD, REG and R/M, see the Central Processing Unit, page 156.
Source and destination operands cannot both be memory references. A memory reference is direct when a data item is addressed without the use of a register, as in:

```
MUL prod, DX ;prod is addressed to 16-bit direct offset.
MOV CL, jones.bar ;Offset of jones plus bar is 16-bit direct offset.
```

A reference is indirect when a register is specified, as in:

```
MUL prod[BX], DX ;Destination address is base register plus 16-bit displacement.
MOV CX, [BP][SI] ;Source address is sum of base register and index register.
```

See Figure 1-1 for an analysis of a sample instruction.

**Procedures**

The Convergent assembly language formalizes the concept of a callable procedure by providing explicit directives to identify the beginning and end of a procedure. Whereas other assembly languages start a procedure with a label and end it with a return instruction, the Convergent assembly language defines a procedure as a block of code and data delimited by PROC and ENDP statements. Thus the extent of a procedure is apparent. Here is an example:

```
WriteFile PROC
  ...
  ...
  RET
  ...
  ...
  RET
WriteFile ENDP
```

Procedures can be nested but must not overlap:
WriteFile PROC
.
.
.
RET
WriteLine PROC
.
.
.
RET
.
.
.
WriteLine ENDP
.
.
.
RET
WriteFile ENDP

Macros

The macro capability of the assembler is used to define abbreviations for arbitrary text strings, including constants, expressions, operands, directives, sequences of instructions, comments, etc. These abbreviations can take parameters: they are string functions that are evaluated during assembly.

Fields of instruction can be parameters of macros. Macro calls can be nested. Macro definitions can be saved in a file. By including such a "macro library," the programmer can customize the assembler to include frequently used expressions, instruction sequences, and data definitions. The macro facility also provides interactive assembly by means of a macro-time console I/O facility.

Example

See Figure 1-2 for an example of a complete assembly program.

Invoking the Assembler from the Executive

Invoke the assembler with the Executive's assemble command. The following form appears:

Assemble
Source files
[Errors only?]
[GenOnly, NoGen, or Gen]
[Object file]
[List file]
[Error file]
[List on pass 1?]
Convergent Macro Assembler X1 2Factorial Subroutine

1 TITLE(Factorial Subroutine)
2 FactSeg SEGMENT WORD PUBLIC
3 ASSUME CS:FactSeg
4 PUBLIC Factorial
5
6 ; The calling pattern is Factorial(n, pFactorial, Ret): ErcType
7 ; n is a word representing a positive integer
8 ; pFactorial, Ret is a long pointer (4 bytes) to a word where the product is to be stored
9 ; ErcType is a word of error status returned in AX:
10 ; 0 if no error
11 ; 7777 if some error (e.g. overflow or invalid arg)
12
13 Factorial PROC FAR
0000 A00A
0006 rbn EQU 10
0008 rbp EQU 6
0000 55
0001 BDEC
0003 BB0100
0004 BB1E0A
0009 F7E1
0008 70DF
0000 E2FA
000F C45E0A
0012 25B907
0015 BB0000
0018 5B
0019 CA0600
001C BB1E
001F 5E
0020 CA0600
0000 0000
0001 0000
0002 0000
0003 0000
0004 0000
0005 0000
0006 0000
0007 0000
0008 0000
0009 0000
000A 0000
000B 0000
000C 0000
000D 0000
000E 0000
000F 0000
0010 0000
0011 0000
0012 0000
0013 0000
0014 0000
0015 0000
0016 0000
0017 0000
0018 0000
0019 0000
001A 0000
001B 0000
001C 0000
001D 0000
001E 0000
001F 0000
0020 0000
0021 0000
0022 0000
0023 0000
0024 0000
0025 0000
0026 0000
0027 0000
0028 0000
0029 0000
002A 0000
002B 0000
002C 0000
002D 0000
002E 0000
002F 0000
0030 0000
0031 0000
0032 0000
0033 0000
0034 0000
0035 0000
0036 0000
0037 0000

There were no errors detected

Figure 1-2. Example of a complete Assembly program.
You need to know how to fill in a form. This is described in "Filling in a Form" in the Executive Manual.

Field Descriptions

Source files. Fill in the "Source files" field with a list of the names of the source files to be assembled. It is the only required field. If several files are specified, the result is logically like assembling the single file that is the concatenation of all the source files. (In a list of names of source files, separate each name by a space. Do not use commas.)

As an example, suppose the program is contained in Main.Asm and depends on a set of assembly-time parameters. You might maintain two source fragments to define the parameters, one for debugging, and one for production. Then "Source files" would be either:

    ParamsDegbugging.Asm   Main.Asm
or:

    ParamsProduction.Asm   Main.Asm

[Errors only?]. Fill in the "[Errors only?]" field with "Yes" if you want a listing only of lines with errors. The listing normally contains source and object code for all source lines. Assembly produces an object file and a list file. The names of the object and list files are specified as described below. The default for "[Errors only?]" is "No", that is, a full listing.

[GenOnly, NoGen, or Gen]. Fill in the "[GenOnly, NoGen, or Gen]" field to specify how the results of macro expansion are listed. This setting can also be made in the source with the assembly control directives $GENONLY, $NOGEN, and $GEN. In GenOnly mode the results of macro expansion are listed. In NoGen mode, the listing contains the unexpanded macro invocations. In Gen mode, the listing contains invocations and full expansions, as well as intermediate stages of expansion. This last mode is most useful in debugging complex macros. Note that these controls affect only the content of the listing: the result of full expansions is always assembled to produce the object code. The default for "[GenOnly, NoGen, or Gen]" is GenOnly.

[Object file]. Fill in the "[Object file]" field to specify to which object file to write the object code that results from the assembly. The default is the last source file. That is, if you do not specify an object, a default object file is chosen as follows: treating the last source name as a character string, strip off any final suffix beginning with the character period (.), and add the characters ".Obj". The result is the name of the file. For example, if the last source file is:
then the default object file is:

[Dev]<Jones>Main.Obj

If the last source file is:

Prog.Asm

then the default object file is:

Prog.Obj

[List File]. A listing of the assembly is written to the specified list file. The default is the last source file. That is, if no explicit listing file is specified, a file name is derived from the last source file. With the examples given above, the list files would be named, respectively:

[Dev]<Jones>Main.lst

and:

Prog.lst

[Error file]. Fill in the "[Error file]" field with the name of the file to receive the "errors only" listing if you wish to create both a full listing and a listing of just the errors. The default is to create no such listing.

[List on pass 1?]. Fill in the "[List on pass 1?]" field with "Yes" to diagnose certain errors in macros. Listings are normally generated only during the second assembly pass. However, some programming errors involving macros prevent the assembly process from ever reaching its second pass. To diagnose such errors, specify "[List on pass 1?]" as "Yes". Listings are then generated during both assembly passes. The default is "No".
2 PROGRAMS AND SEGMENTS

Segments

SEGMENT/ENDS Directives

Each of the instructions and variables of a program is within some segment. Segments can be named explicitly using the SEGMENT directive, but if no name is specified for a segment, the assembler assigns the name ??SEG. The SEGMENT directive also controls the alignment, combination, and contiguity of segments. Its format is:

```
[segname] SEGMENT [align-type] [combine-type] ['classname']
.
.
[segname] ENDS
```

The optional fields must be in the order given. The segment is located on a memory boundary specified by [align-type], as follows:

1. PARA (the default)—the segment begins on a paragraph boundary, an address with the least significant hexadecimal digit of 0.
2. BYTE—the segment can begin anywhere.
3. WORD—the segment begins on a word boundary, i.e., an even address.
4. PAGE—the segment begins on an address divisible by 256.

Segments can be combined with other segments by the Linker as specified by [combine-type]. Segment combination permits segment elements from different assemblies to be overlaid or concatenated by the Linker. Such segment elements must have the same segname, classname, and an appropriate combine-type, as follows:

1. Not combinable (the default).
2. PUBLIC—when linked, this segment is concatenated (made adjacent) to others of the same name. The Linker controls the order of concatenation during linkage, according to your specifications.
3. AT expression—the segment is located at the 16-bit segment base address evaluated from the given expression. The expression argument is interpreted as a paragraph number. For example, if you wish the segment to begin at paragraph 3223 (absolute memory address 32230h), specify AT 3223h. You can use any valid expression that evaluates to a constant and
has no forward references. An absolute segment is permitted to establish a template for memory to be accessed at runtime; no assembly-time data or code is automatically loaded into an absolute segment.

4. STACK--the elements are overlaid such that the final bytes of each element are juxtaposed to yield a combined segment whose length is the sum of the lengths of the elements. Stack segments with the name STACK are a special case. When stack segments are combined, they are overlaid but their lengths are added together. When the Linker has combined all stack segments, it forces the total length of the aggregate stack segment to a multiple of 16 bytes. Compilers construct stack segments automatically. However, if your entire program is written in assembly language, you have to define an explicit stack segment. There are special rules regarding the use of the stack that must be observed for calls to standard object module procedures. See Section 9, "Accessing Standard Services from Assembly Code" below.

5. COMMON--the elements are overlaid such that the initial bytes of each element are juxtaposed to yield a combined segment whose length is the largest of the lengths of the elements.

The optional classname can be used to affect the ordering of segments in the memory image constructed by the Linker. See the Utilities Manual for details.

Segment Nesting

You can code a portion of one segment, start and end another, and then continue with the coding of the first. However, there is only lexical, not physical nesting, since the combination rules given above are always followed.

Lexically nested segments must end with an ENDS directive before the enclosing SEGMENT directive is closed with its ENDS directive.

The fundamental units of relocation and linkage are segment elements, linker segments, class names, and groups.

An object module is a sequence of segment elements. Each segment element has a segment name. An object module might consist of segment elements whose names are B, C, and D.

The Linker combines all segment elements with the same segment name from all object modules into a single entity called a linker segment. A linker segment forms a contiguous block of memory in the Run-time memory image of the task. For example, you might use the Linker to link these two object modules:
Object Module 1
containing segment elements B, C, D

Object Module 2
containing segment elements C, D, E

Linkage produces these four linker segments:

Linker Segment B consisting of element B1
Linker Segment C consisting of elements C1, C2
Linker Segment D consisting of elements D1, D2
Linker Segment E consisting of element E2

(In each of these cases, \( x_i \) denotes the segment element \( x \) in module \( i \).)

The ordering of the various linker segments is determined by class names. (A class name is an arbitrary symbol used to designate a class.) All the linker segments with a common class name and segment name go together in memory. For example, if B1, D1, and E2 have class names *Red*, while C1 has class name *Blue*, then the ordering of linker segments in memory is:

B, D, E, C

If you look inside the linker segments, you see that the segment elements are arranged in this order:

B1, D1, D2, E2, C1, C2

(If two segment elements have different class names, then they are considered unrelated for purposes of these algorithms, even though they have the same segment name.)

As you see from this, segment names and class names together determine the ordering of segment elements in the final memory image.

The next step for the Linker is to establish how hardware segment registers address these segment elements at run-time.

A group is a named collection of linker segments that is addressed at run-time with a common hardware segment register. To make the addressing work, all the bytes within a group must be within 64K of each other.

Several linker segments can be combined into a group. For example, if B and C were combined into a group, then a single hardware segment register could be used to address segment elements B1, C1, and C2.

Segment, class, and group names can be assigned explicitly in assembler modules using appropriate assembler directives. Most
compiled languages assign these names automatically. (See the individual language manuals for details.)

**ASSUME Directive**

The ASSUME directive declares how the instructions and data specified during assembly are to be addressed from the segment base registers during execution. The programmer must explicitly control the values in segment registers at run-time. Use of the ASSUME directive permits the assembler to verify that data and instructions will be addressable at run-time.

The ASSUME directive can be written either as:

```
ASSUME seg-reg:seg-name [, ...]
```

or:

```
ASSUME NOTHING
```

Here `seg-reg` is one of the segment registers.

`Seg-name` is one of these:

1. A segment name, as:
   
   ```
   ASSUME CS:codeSeg, DS:dataSeg
   ```

2. A GROUP name that has been defined earlier, as:
   
   ```
   ASSUME DS:DGroup, CS:CGroup
   ```

3. The expression SEG variable-name or SEG label-name, as:
   
   ```
   ASSUME CS:SEG Main, DS:SEG Table
   ```

4. The keyword NOTHING, as:
   
   ```
   ASSUME ES:NOTHING
   ```

A particular `seg-reg:seg-name` pair remains in force until another ASSUME assigns a different segment (or NOTHING) to the given `seg-reg`. To ASSUME NOTHING means to cancel any ASSUME in effect for the indicated registers. A reference to a variable whose segment is ASSUMEd automatically generates the proper object instruction; a reference to a variable whose segment is not ASSUMEd must have an explicit segment specification. (See the "Segment Override Prefix" below.)

Here is an example:
Tables SEGMENT
  xTab  DW 100 DUP(10) ;100-word array,  
            ;initially 10's.
  yTab  DW 500 DUP(20) ;500-word array  
            ;initially 20's.
Tables ENDS

ZSeg SEGMENT
  zTab  DW 800 DUP(30) ;800-word array,  
            ;initially 30's.
ZSeg   ENDS

Sum    SEGMENT
  ASSUME CS:Sum,DS:Tables,ES:NOTHING ;Sum addressable through  
            ;CS and Tables through  
            ;DS. No assumption  
            ;about ES.
  Start: MOV BX, xTab  ;xTab addressable by DS:  
            ;defined in Tables.
    ADD BX, yTab  ;yTab addressable by DS:  
            ;defined in Tables.
    MOV AX, SEG zTab  ;Now AX is the proper  
            ;segment base address to  
            ;address references to  
            ;zTab.
    MOV ES, AX  ;ES now holds the  
            ;segment base address  
            ;for ZSeg.
    MOV ES:zTab, 35  ;zTab must be addressed  
            ;with explicit segment  
            ;override--the  
            ;assembler doesn’t know  
            ;what segment register  
            ;to use automatically.
Sum    ENDS

In this example, the ASSUME directive:

1. Tells the assembler to use CS to address the instructions in  
   the segment Sum. (This fragment of program does not load  
   CS. CS must previously have been set to point to the segment  
   Sum. For example, CS is often initialized by a long jump or  
   long call.)

2. Tells the assembler to look at DS for the symbolic references  
   to xTab and yTab.

Loading Segment Registers

The CS register is loaded by a long jump (JMP), a long call  
(CALL), an interrupt (INT n or external interrupt), or by a  
hardware RESET.
The instruction INT \( n \) loads the instruction pointer (IP) with the 16-bit value stored at location \( 4*n \) of physical memory, and loads CS with the 16-bit value stored at physical memory address \( 4*n+2 \).

A hardware RESET loads CS with 0FFFFh and IP with 0.

Here is an example of defining the stack and loading the stack segment register, SS:

```
Stack       SEGMENT  STACK
    DW 1000 DUP(0) ;1000-words of stack.
StackStart LABEL WORD ;Stack expands toward low memory.
Stack ENDS

StackSetup SEGMENT
    ASSUME   CS:StackSetup
    MOV      BX, Stack
    MOV      SS, BX
    MOV      SP, OFFSET StackStart ;start = end initially
StackSetup ENDS
```

This example illustrates an important point: each of the two register pairs SS/SP and CS/IP must be loaded together. The hardware has special provision to assist in this: loading a segment register by a POP or MOV instruction causes execution of the very next instruction to be protected against all interrupts. That is why the very next instruction, after the load of the stack base register, SS, must load the stack offset register, SP.

CS and its associated offset IP are loaded only by special instructions and never by normal data transfers. SS and its associated offset SP are loaded by normal data transfers but must be loaded in two successive instructions.

**Segment Override Prefix**

If there is no ASSUME directive for a reference to a named variable, then the appropriate segment reference can be inserted explicitly as a segment override prefix coding. This is the format:

```
seg-reg:
```

Here `seg-reg` is CS, DS, ES, or SS, as in:

```
DS:xyz
```

This construct does not require an ASSUME directive for the variable reference, but its scope is limited to the instruction in which it occurs.
Thus, the following two program fragments are correct and equivalent:

    Hohum SEGMENT
    ASSUME CS:Hohum, DS:Pond
    MOV AX, Frog
    ADD AL, Toad
    MOV Cicada, AX
    Hohum ENDS

    Hohum SEGMENT
    ASSUME CS:Hohum
    MOV AX, DS:Frog
    ADD AL, DS:Toad
    MOV DS:Cicada, AX
    Hohum ENDS

where Pond would be defined by:

    Pond SEGMENT
    Frog DW 100 DUP (0) ; 100 words 0's
    Toad DB 500 DUP (0) ; 500 bytes 0's
    Cicada DW 800 DUP (0) ; 800 words 0's
    Pond ENDS

Anonymous References

Memory references that do not include a variable name are called anonymous references. These are examples:

    [BX]
    [BP]

Hardware defaults determine the segment registers for these anonymous references, unless there is an explicit segment prefix operator. These are the hardware defaults:

<table>
<thead>
<tr>
<th>Addressing</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>[BX]</td>
<td>DS</td>
</tr>
<tr>
<td>[BX][DI]</td>
<td>DS</td>
</tr>
<tr>
<td>[BX][SI]</td>
<td>DS</td>
</tr>
<tr>
<td>[BP]</td>
<td>SS</td>
</tr>
<tr>
<td>[BP][DI]</td>
<td>SS</td>
</tr>
<tr>
<td>[BP][SI]</td>
<td>SS</td>
</tr>
<tr>
<td>[DI]</td>
<td>DS</td>
</tr>
<tr>
<td>[SI]</td>
<td>DS</td>
</tr>
</tbody>
</table>

The exceptions to these defaults are:

1. PUSH, POP, CALL, RET, INT, and IRET always use SS and this default cannot be overridden.
2. String instructions on operands pointed to by DI always use ES and this default cannot be overridden.

Be particularly careful that an anonymous reference is to the correct segment: unless there is a segment prefix override, the hardware default is applied—For example;

ADD BX, [BP+5] is the same as ADD AX, SS:[BP+5]
MOV [BX+4], CX is the same as MOV DS:[BX+4], CX
SUB [BX+SI], CX is the same as SUB DS:[BX+SI], CX
AND [BP+DI], DX is the same as AND SS:[BP+DI], DX
MOV BX, [SI].one is the same as MOV BX, DS:[SI].one
AND [DI], CX is the same as AND DS:[DI], CX

The following examples require explicit overrides since they differ from the default usage:

MOV CS:[BX+2], AX
XOR SS:[BX+SI], CX
AND DS:[BP+DI], CX
MOV BX, CS:[DI].one
AND ES:[SI+4], DX

Memory Reference in String Instructions

The mnemonics of the string instructions are shown in Table 2-1. These include those that can be coded with operands (MOVSB, etc.) and those that can be coded without operands (MOVSB, MOVSW, etc.).

Each string instruction has type-specific forms (e.g., LODSB, LODSW) and a generic form (e.g., LODS). The assembled machine instruction is always type-specific. If you code the generic form, you must provide arguments that serve only to declare the type and addressability of the arguments.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>For Byte Operands</th>
<th>For Word Operands</th>
<th>For Symbolic Operands</th>
<th>Operands*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Move</td>
<td>MOVSB</td>
<td>MOVSW</td>
<td>MOVS</td>
<td></td>
</tr>
<tr>
<td>Compare</td>
<td>CMPSB</td>
<td>CMPSW</td>
<td>CMPS</td>
<td></td>
</tr>
<tr>
<td>Load AL/AX</td>
<td>LODSB</td>
<td>LODSW</td>
<td>LODS</td>
<td></td>
</tr>
<tr>
<td>Store from AL/AX</td>
<td>STOSB</td>
<td>STOSW</td>
<td>STOS</td>
<td></td>
</tr>
<tr>
<td>Compare to AL/AX</td>
<td>SCASB</td>
<td>SCASW</td>
<td>SCAS</td>
<td></td>
</tr>
</tbody>
</table>

*The assembler checks the addressability of symbolic operands. The opcode generated is determined by the type (BYTE or WORD) of the operands.
A string instruction must be preceded by a load of the offset of the source string into SI, and a load of the offset of the destination string into DI.

The string operation mnemonic may be preceded by a "repeat prefix" (REP, REPZ, REPE, REPNE, or REPNZ), as in REPZ SCASB. This specifies that the string operation is to be repeated the number of times contained in CX.

String operations without operands (MOVSB, MOVSW, etc.) use the hardware defaults, which are SI offset from DS, and DI offset from ES. Thus:

   MOVSB

is equivalent to:

   MOVS ES:BYTE PTR[DI],[SI]

If the hardware defaults are not used, both segment and type overriding are required for anonymous references, as:

   MOVS ES:BYTE PTR[DI], SS:[SI]

See Section 4 below for a discussion of PTR.

String instructions can not use [BX] or [BP] addressing.

For details of string instructions and their use with a repeat prefix, see the Central Processing Unit, page 65. In particular, note that repeat and segment override should not be used together if interrupts are enabled.

GROUP Directive

The GROUP directive specifies that certain segments lie within the same 64K bytes of memory. Here is the format:

    name GROUP segname [, ...]

Here name is a unique identifier used in referring to the group. segname can be the name field of a SEGMENT directive, an expression of the form SEG variable-name, or an expression of the form SEG label-name. (See "Value-Returning Operators" in Section 4 for a definition of the SEG operator.) [, ...] is an optional list of segnames. Each segname in the list is preceded by a comma.

This directive defines a group consisting of the specified segments. The group-name can be used much like a segname, except that a group-name must not appear in another GROUP statement as a segname.)

Here are three important uses of the GROUP directive:
1. Use it as an immediate value, loaded first into a general register, and then into a segment register, as in:

   MOV CX,DGroup
   MOV ES,CX

   The Linker computes the base value as the lowest segment in the group.

2. Use it an ASSUME statement, to indicate that the segment register addresses all segments of the group, as in:

   ASSUME CS:CGroup

3. Use it as an operand prefix, to specify the use of the group base value or offset (instead of the default segment base value or offset), as in

   MOV CX,OFFSET DGroup:xTab

   (See "Value-Returning Operators" in Section 4 for additional information about OFFSET.)

It is not known during assembly whether all segments named in a GROUP directive will fit into 64K; the Linker checks and issues a message if they do not fit. Note that the GROUP directive is declarative only, not imperative: it asserts that segments fit in 64K, but does not alter segment ordering to make this happen. An example is:

   DGroup GROUP dSeg, sSeg

An associated ASSUME directive that might be used with this group is:

   ASSUME CS:code1, DS:DGroup, SS:DGroup

You can not use forward references to GROUPS.

A single segment register can be used to address all the segments in a group. This should be done carefully, however, because offsets in instructions and data are relative to the base of the group and not a particular segment.

**Procedures**

**PROC/ENDP Directives**

Procedures can be implemented using the PROC and ENDP directives. Although procedures can be executed by in-line "fall-through" of control, or jumped to, the standard and most useful method of invocation is the CALL.

Here is the format of the PROC/ENDP directives:
name PROC [NEAR | FAR]

RET

name ENDP

name is specified as type NEAR or FAR, and defaults to NEAR.

If the procedure is to be called by instructions assembled under the same ASSUME CS value, then the procedure should be NEAR. A RET (return) instruction in a NEAR procedure pops a single word of offset from the stack, returning to a location in the same segment.

If the procedure is to be called by instructions assembled under another ASSUME CS value, then the procedure should be FAR. A RET in a FAR procedure pops two words, new segment base as well as offset, and thus can return to a different segment.

Calling a Procedure

The CALL instruction assembles into one of two forms, depending on whether the destination procedure is NEAR or FAR.

When a NEAR procedure is called, the instruction pointer (IP, the address of the next sequential instruction) is pushed onto the stack, and control transfers to the first instruction in the procedure.

When a FAR procedure is called, first the content of the CS register is pushed onto the stack, then the IP is pushed onto the stack, and control transfers to the first instruction of the procedure.

Multiple entry points to a procedure are permitted. All entry points to a procedure should be declared as NEAR or FAR, depending on whether the procedure is NEAR or FAR.

All returns from a procedure are assembled according to the procedure type (NEAR or FAR).

See Figure 2-1 for the procedure CALL/RET control flow.

Recursive Procedures and Procedure Nesting on the Stack

When procedures call other procedures, the rules are the same for declaration, calling, and returning.
Figure 2-1. CALL/RET Control Flow.
A recursive procedure is one which calls itself, or one which calls another procedure which then calls the first and so forth. Here are two points to note about recursive procedures.

1. A recursive procedure must be reentrant. This means that it must put local variables on the stack and refer to them with [BP] addressing modes.

2. A recursive procedure must remove local variables from the stack before returning, by appropriate manipulation of SP.

The number of calls that can be nested (the "nesting limit") is delimited by the size of the stack segment. Two words on the stack are taken up by FAR calls, and one word by NEAR calls. Of course, parameters passed on the stack and any local variables stored on the stack take additional space.

Returning from a Procedure

The RET instruction returns from a procedure. It reloads IP from the stack if the procedure is NEAR; it reloads both IP and SP from the stack if the procedure is FAR. IRET is used to return from an interrupt handler and to restore flags.

A procedure can contain more than one RET or IRET instruction, and the instruction does not necessarily come last in the procedure.

Location Counter ($) and ORG Directive

The assembly-time counterpart of the instruction pointer is the location counter. The value contained in the location counter is symbolically represented by the dollar sign ($). The value is the offset from the current segment at which the next instruction or data item will be assembled. This value is initialized to 0 for each segment. If a segment is ended by an ENDS directive, and then reopened by a SEGMENT directive, then the location counter resumes the value it had at the ENDS.

The ORG directive is used to set the location counter to a nonnegative number. Here is the format:

```
ORG expression
```

The expression is evaluated modulo 65536 and must not contain any forward references. The expression can contain $ (the current value of the location counter), as in:

```
ORG OFFSET $+1000
```

which moves the location counter forward 1000 bytes.

An ORG directive may not have a label.
The use of the location counter and ORG are related to the use of the THIS directive, which is discussed in "Attribute Operators" in Section 4.

**EVEN Directive**

It is sometimes necessary to ensure that an item of code or data is aligned on a word boundary. For example, a disk sector buffer for use by the Operating System must be word aligned. The assembler implements the EVEN directive by inserting before the code or data, where necessary, a 1-byte NOP (no operation) instruction (90h). Here is an example:

```
EVEN
Buffer DW 256 DUP(0)
```

The EVEN directive can be used only in a segment whose alignment type, as specified in the SEGMENT directive, is WORD, PARA, or PAGE. It cannot be used in a segment whose alignment type is BYTE.

**Program Linkage (NAME/END, PUBLIC, and EXTRN)**

The Linker combines several different assembly modules into a single load module for execution. For more about the Linker, see the Utilities Manual.

Three program linkage directives can be used by the assembly module to identify symbolic references between modules. None of these three linkage directives can be labeled. They are:

- **NAME**, which assigns a name to the object module generated by the assembly. For example:
  
  ```
  NAME SortRoutines
  ```

  If there is no explicit NAME directive, the module name is derived from the source file name. For example, the source file [Volname]<Dirname>Sort.Asm has the default module name Sort.

- **PUBLIC**, which specifies those symbols defined within the assembly module whose attributes are made available to other modules at linkage. For example:
  
  ```
  PUBLIC SortExtended, Merge
  ```

  If a symbol is declared PUBLIC in a module, the module must contain a definition of the symbol.

- **EXTRN**, which specifies symbols that are defined as PUBLIC in other modules and referred to in the current module. Here is the format of the EXTRN directive:
EXTRN name.type [, ...]

In this format, name is the symbol defined PUBLIC elsewhere and type must be consistent with the declaration of name in its defining module. type is one of:

- o BYTE, WORD, DWORD, structure name, or record name (for variables),
- o NEAR or FAR (for labels or procedures), or
- o ABS (for pure numbers; the implicit SIZE is WORD).

If you know the name of the segment in which an external symbol is declared as PUBLIC, place the corresponding EXTRN directive inside a set of SEGMENT/ENDS directives that use this segment name. You may then access the external symbol in the same way as if the uses were in the same module as the definition.

If you do not know the name of the segment in which an external symbol is declared as PUBLIC, place the corresponding EXTRN directive at the top of the module outside all SEGMENT/ENDS pairs. To address an external symbol declared in this way, you must do two things:

1. Use the SEG operator to load the 16-bit segment part into a segment register. (See "Value-Returning Operators" in Section 4 for a description of the SEG operator.) Here is an example:

   MOV AX, SEG Var ;Load segment base
   MOV ES, AX      ;value into AX, and thence to ES.

2. Refer to the variable under control of a corresponding ASSUME (such as ASSUME ES:SEG var) or using a segment override prefix.

END Directive

The end of the source program is identified by the END directive. This terminates assembly and has the format:

   END [expression]

The expression should be included only in your main program and must be NEAR or FAR and specifies the starting execution address of the program. Here is an example:

   END Initialize
3 DATA DEFINITION

Introduction

The names of data items, segments, procedures, and so on, are called identifiers. An identifier is a combination of letters, digits, and the special characters question mark (?), at sign (@), and underscore (_). An identifier may not begin with a digit.

Three basic kinds of data items are accepted by the assembler.

1. **Constants** are names associated with pure numbers—values with no attributes. Here is an example

    Seven EQU 7 ;Seven represents the constant 7.

    While a value is defined for Seven, no location or intended use is indicated. This constant can be assembled as a byte (eight bits), a word (two bytes), or a doubleword (four bytes).

2. **Variables** are identifiers for data items, forming the operands of MOV, ADD, AND, MUL, and so on. Variables are defined as residing at a certain OFFSET within a specific SEGMENT. They are declared to reserve a fixed memory-cell TYPE, which is a byte, a word, a doubleword, or the number of bytes specified in a structure definition. Here is an example:

    Prune DW 8 ;Declare Prune a WORD of initial value 0008H.

3. **Labels** are identifiers for executable code, forming the operands of CALL, JMP, and the conditional jumps. They are defined as residing at a certain OFFSET within a specific SEGMENT. The label can be declared to have a DISTANCE attribute of NEAR if it is referred to only from within the segment in which it is defined. A label is usually introduced by writing:

    label:instruction

    which yields a NEAR label. See also PROC (under "Procedures" in Section 2) and LABEL under "Labels and the LABEL Directive" below, which can introduce NEAR or FAR labels.

Constants

There are five types of constants: binary, octal, decimal, hexadecimal, and string. Table 3-1 specifies their syntax.
Table 3-1. Constants.

<table>
<thead>
<tr>
<th>Constant Type</th>
<th>Rules For Formation</th>
<th>Examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary (Base 2)</td>
<td>Sequence of 0's and 1's plus letter B.</td>
<td>10B, 11001011B</td>
</tr>
<tr>
<td>Octal (Base 8)</td>
<td>Sequence of digits 0 through 7 plus letter Q.</td>
<td>76540, 7777Q</td>
</tr>
<tr>
<td>Decimal (Base 10)</td>
<td>Sequence of digits 0 through 9 plus optional letter D.</td>
<td>9903, 9903D</td>
</tr>
<tr>
<td>Hexadecimal (Base 16)</td>
<td>Sequence of digits 0 through 9 and/or letters A through F plus letter h. (If the first digit is a letter, it must be preceded by 0.)</td>
<td>77h, 1Fh, 0CEAh, 0DFh</td>
</tr>
<tr>
<td>STRING</td>
<td>Any character string within single quotes. (More than two characters only with DB.)</td>
<td>'A', 'B', 'ABC', 'Rowrff', 'UP.URZ'</td>
</tr>
</tbody>
</table>

An instruction can contain 8- or 16-bit immediate values. Here is an example:

```
MOV CH, 53H ; Byte immediate value
MOV CX, 3257H ; Word immediate value
```

Constants can be values assigned to symbols with the EQU directive. These are examples:

```
Seven EQU 7 ; 7 used wherever Seven referenced
MOV AH, Seven ; Same as MOV AH,7.
```

See Section 4 for the complete definition of EQU. The format is:

```
symbol EQU expression
```

Here, expression can be any assembly language item or expression. An example is:

```
xyz EQU [BP+7]
```
Attributes of Data Items

The distinguishing characteristics of variables and labels are called attributes. These attributes influence the particular machine instructions generated by the assembler.

Attributes tell where the variable or label is defined. Because of the nature of the processor, it is necessary to know both in which SEGMENT a variable or label is defined, and the OFFSET within that segment of the variable or label.

Attributes also specify how the variable or label is used. The TYPE attribute declares the size, in bytes, of a variable. The DISTANCE attribute declares whether a label can be referred to under a different ASSUMEd CS than that of the definition.

Here is a summary of the attributes of data items.

0 SEGMENT

SEGMENT is the segment base address defining the variable or label. To ensure that variable and labels are addressable at run-time, the assembler correlates ASSUME CS, DS, ES, and SS (and segment prefix) information with variable and label references. The SEG operator (see "Value-Returning Operators" in Section 4) can be applied to a data item to compute the corresponding segment base address.

0 OFFSET

OFFSET is the 16-bit byte displacement of a variable or labels from the number of bytes from the base of the containing segment. Depending on the alignment and combine-type of the segment (see Section 2, on the SEGMENT directive), the run-time value here can be different from the assembly-time value. The OFFSET operator (see "Value-Returning Operators" in Section 4) can be used to compute this value.

0 TYPE (for Data)

<table>
<thead>
<tr>
<th>Type</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>1 byte</td>
</tr>
<tr>
<td>WORD</td>
<td>2 bytes</td>
</tr>
<tr>
<td>DWORD</td>
<td>4 bytes</td>
</tr>
<tr>
<td>RECORD</td>
<td>1 or 2 bytes (according to record definition)</td>
</tr>
<tr>
<td>STRUC</td>
<td>n bytes (according to structure definition)</td>
</tr>
</tbody>
</table>

0 DISTANCE (for Code)

<table>
<thead>
<tr>
<th>Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>NEAR</td>
<td>Reference only in same segment as definition; definition with LABEL, PROC, or id:.</td>
</tr>
<tr>
<td>FAR</td>
<td>Reference in segment rather than definition; definition with LABEL or PROC.</td>
</tr>
</tbody>
</table>
Variable Definition (DB, DW, DD Directives)

To define variables and initialize memory or both, use the DB, DW, and DD directives. Memory is allocated and initialized by DD, DW, and DD in units of BYTES (8 bits), WORDS (2 bytes), and DWORDS (doublewords, 4 bytes), respectively. The attributes of the variable defined by DB, DW, or DD are as follows:

- The SEGMENT attribute is the segment containing the definition.
- The OFFSET attribute is the current offset within that segment.
- The TYPE is BYTE (1) for DB, WORD (2) for DW, and DWORD (4) for DD.

The general form for DB, DW and DD is either:

```
[variable-name] (DB | DW | DD) exp [ , . . . ]
```

or:

```
[variable-name] (DB | DW | DD) dup-count PUP (init [, . . .])
```

where variable-name is an identifier and either DB, DW, or DD must be chosen.

The DB, DW, and DD directives can be used in many ways. The possibilities are:

1. constant initialization,
2. indeterminate initialization (the reserved symbol "?")
3. address initialization (DW and DD only),
4. string initialization,
5. enumerated initialization, and
6. DUP initialization.

Constant Initialization

One, two or four bytes are allocated. The expression is evaluated to a 17-bit constant using twos complement arithmetic. For bytes, the least significant byte of the result is used. For words, the two least significant bytes are used with the least significant byte the lower-addressed byte, and the most significant byte the higher-addressed byte. (As an example, 0AAFFh is stored with the 0FFh byte first and the 0AAh byte second. For double words, the same two bytes are used as for words, and they are followed by an additional two bytes of zeros. Here are some examples:

---

32 Assembly Language Manual
number     DW 1F3Eh ;3Eh at number, 1Fh at number + 1
           DB 100 ;Unnamed byte
inches_per_yard     DW 3*12 ;Assembler performs arithmetic

Indeterminate Initialization

To leave initialization of memory unspecified, use the reserved symbol "?".

Here are some examples:

x     DW     ? ;Define and allocate a word, contents indeterminate
buffer DB     1000 DUP(?) ;1000 bytes.

(The DUP clause is explained in "Dup Initialization" below.)

Address Initialization (DW and DD Only)

[variable-name]     (DW | DD) init-addr

An address expression is computed with four bytes of precision—two bytes of segment base and two bytes of offset. All four bytes are used with DD (with the offset at the lower addresses), but only the offset is used with DW. Address expressions can be combined to form more complex expressions as follows:

- A relocatable expression plus or minus an absolute expression is a relocatable expression with the same segment attribute.
- A relocatable expression minus a relocatable expression is an absolute expression, but it is permitted only if both components have the same segment attribute.
- Absolute expressions can be combined freely with each other.
- All other combinations are forbidden.

Here are some examples of initializing using address expressions:

pRequest     DD Request ;32-bit offset and segment of Request
pErc         DD Request+5 ;Offset of sixth byte in Request
oRequest     DW Request ;16-bit offset of Request

String Initialization

Variables can be initialized with constant strings as well as with constant numeric expressions. With DD and DW, strings of one or two characters are permitted. The arrangement in memory is tailored to the 8086 architecture this way: DW 'XY' allocates two bytes of memory containing, in ascending addresses, 'Y',
'X'. DD 'XY' allocates four bytes of memory containing in ascending addresses, 'Y', 'X', 0, 0.

With DB, strings of up to 255 characters are permitted. Characters, from left to right, are stored in ascending memory locations. For example, 'ABC' is stored as 41h, 42h, 43h.

Strings must be enclosed in single quotes ('). A single quote is included in a string as two consecutive single quotes. Here are some examples:

```
Single Quote       DB 'I''m so happy!
Date               DB '08/08/80'
Quote              DB ''
Jabberwocky        DB '''TWAS BRILLIG AND THE SLITHY TOVES...''
Run Header         DW 'GW'
```

Enumerated Initialization

```
[variable-name]  (DB | DW | DD) init [, ...]
```

Bytes, words, or doublewords are initialized in consecutive memory locations by this directive. An unlimited number of items can be specified. Here are some examples:

```
Squares          DW     0,1,4,9,16,25,36
Digit_Codes      DB     30h,31h,32h,33h,34h,35h,36h,37h,38h,39h
Message          DB     'HELLO, FRIEND.',0Ah
                   ;14-byte text plus new line code
```

DUP Initialization

To repeat init (or list of init) a specified number of times, use the DUP operator, in this format:

```
dup-count DUP (init)
```

The duplication count is expressed by dup-count (which must be a positive number). init can be a numeric expression, an address (if used with DW or DD), a question mark, a list of items, or a nested DUP expression.

Note that in the DB, DW, and DD directives, the name of the variable being defined is not followed by a colon. (This differs from many other assembly languages.) For example:

```
Name   DW  100     ;okay
Name:  DW  100     ;WRONG
```

Labels and the LABEL Directive

Labels identify locations within executable code to be used as operands of jump and call instructions. A NEAR label is declared by any of the following:
Start   LABEL ;NEAR is the default  
Start  LABEL NEAR ;NEAR can be explicit  
Start: ;Followed by code  
Start   EQU $  
Start  EQU THIS NEAR  
Start   PROC ;NEAR is the default  
Start  PROC NEAR ;NEAR can be explicit

A FAR label is declared by any of the following:

Start2  EQU THIS FAR  
Start2  LABEL FAR  
Start   PROC FAR

LABEL Directive

To create a name for data or instructions, use the LABEL directive, in the format:

    name LABEL type

name is given segment, offset, and type attributes. The label is given a segment attribute specifying the current segment, an offset attribute specifying the offset within this segment, and a type as explicitly coded (NEAR, FAR, BYTE, WORD, DWORD, structure-name or record-name).

When the LABEL directive is followed by executable code, type is usually NEAR or FAR. The label is used for jumps or calls, but not MOVs or other instructions that manipulate data. NEAR and FAR labels cannot be indexed.

When the LABEL directive is followed by data, type is one of the other five classifications. An identifier declared using the LABEL directive can be indexed if assigned a data type, such as, BYTE, WORD, etc. The name is then valid in MOVs, ADDs, and so on, but not in direct jumps or calls. (See Section 4 for indirect jumps or calls.)

A LABEL directive using structure-name or record-name names data and is assigned a type attribute according to the record or structure definition.

The main uses of the LABEL directive, illustrated below, are: accessing variables by an "alternate type," defining FAR labels, and accessing code by an "alternate distance" (for example, defining a FAR label with the same segment and offset values as an existing NEAR label).

LABEL with Variables

The assembler uses the type of a variable in determining the instruction assembled for manipulating it. You can cause an instruction normally generated for a different type to be assem-
bled by using LABEL to associate an alternative name and type with a location. For example, the same area of memory can be treated sometimes as a byte array and sometimes as a word array with the definitions:

```
rgw     LABEL     WORD
rgb     DB        200 DUP(0)
```

The data for this array can be referred to in two ways:

```
ADD AL, rgb[50] ;Add fiftieth byte to AL
ADD AX, rgw[38] ;Add twentieth word to AX
```

LABEL with Code

A label definition can be used to define a name of type NEAR and FAR. This is only permitted when a CS assumption is in effect; the CS assumption (not the segment being assembled) is used to determine the SEG and OFFSET for the defined name.

For example,

```
Place       LABEL  FAR
SamePlace   MUL CX,[BP]
```

introduces Place as a FAR label otherwise equivalent to the NEAR label SamePlace.

Label Addressability

The addressability of a label is determined by:

1. its declaration as NEAR or FAR, and
2. its use under the same or different ASSUME:CS directive as its declaration.

The four possibilities of code for each are shown in Table 3-2.

<table>
<thead>
<tr>
<th>Table 3-2. Target Label Addressability.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>Same</td>
</tr>
<tr>
<td>ASSUME CS:</td>
</tr>
<tr>
<td>Different</td>
</tr>
<tr>
<td>ASSUME CS:</td>
</tr>
</tbody>
</table>

A NEAR jump or call is assembled with a 1- or 2-byte displacement using modulo 64K arithmetic. 64K bytes of the current segment can be addressed as NEAR.
A FAR jump or call is assembled with a 4-byte address. The address consists of a 16-bit offset and 16-bit segment base address. An entire megabyte of memory can be addressed as FAR.

(The semantics of PROC/ENDP directives are discussed in Section 2.)

**Records**

A record is a format used to define bit-aligned subfields of bytes and words. The two steps in using records are:

1. define and name a record format, and
2. invoke the record name as an operator, thereby allocating and initializing memory.

Define a record by writing:

```
record-name RECORD field-name:width [=default][, ....]
```

Neither record-name nor any of the field names can conflict with existing names. The sum of the `width`s of the fields can not exceed 16 bits. Each `width` can be an expression, but must not make forward references.

The assembler divides records into two classes, those with a total width of up to 8 bits, and those with a total width of up to 16 bits. A byte is allocated for each instance of a record of the first class, and a word for each instance of a record of the second class. The data of each record instance is right-justified within the allocated memory.

The definition of a record can include a specification of how instances are to be initialized. This specification is given with the optional `[=default]` clause. For example, this definition:

```
HashEntry RECORD state:2=3, sKey:4, rbKey:9
```

might be used in setting up a hash table. Each entry has a 2-bit state field, a 4-bit "size of key" sKey, and a 9-bit "relative byte of key in page" rbKey. The state field, being two bits wide, can hold four values. The state field is explicitly specified to default to 3. The other fields are assigned the implicit default value 0, since no explicit default is specified. A field eight bits wide can have a single character as its default value, as in bData:8='a'.

When a record is declared, the assembler associates with its field names these special values:

- the width of the field,
- the bit position of the right end of the field, and
- a mask constant for extracting the field from an instance of the record.

The width is computed with the WIDTH operator, the mask with the MASK operator, and the bit position with the field name itself. Thus, with HashEntry as above, the following holds.

```plaintext
state       =  0Dh  sKey       =    9h  rbKey       =   0h
MASK state  = E00h  MASK sKey  = 1E00h  MASK rbKey = 1FFh
WIDTH state =  3h  WIDTH skey =   4h  WIDTH rbKey =   9h
```

As another example, let us define the format for the first two bytes of an instruction.

```plaintext
Inst2b RECORD Opcode 6, D:1, W:1, Mod:2, Reg : 3, Rm:3
```

The definition might be used in this way:

```plaintext
Inst_Table Inst2b  100 DUP(<,,,,,,>) ;Code to initialize
MOV     AX, Inst_Table[BX] ;Load the entry at ;offset BX
AND     AX, MASK Mod ;Mask off all but Mod
MOV     CL, Mod
SHR     AX, CL ;Now AX contains Mod
```

This example also shows how, for each record field, the bit position and MASK operator can be used to extract the field from a record.

The assembler right-justifies a record's user-defined fields when those fields do not occupy an entire word or byte. The fields are moved to the least-significant bit-positions of the byte or word defined by the record. For example, the definition:

```plaintext
Ascii_Twice  RECORD C1:7,C2:7
```

would result in the format:

```
<table>
<thead>
<tr>
<th></th>
<th>(C1)</th>
<th>(C2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(undefined)</td>
<td>2 bits</td>
<td>7 bits</td>
</tr>
<tr>
<td>(C1)</td>
<td>7 bits</td>
<td>7 bits</td>
</tr>
</tbody>
</table>
```

Initializing Records

After records have been declared, the record name and operator can be used for allocation and initialization. There are two formats:

Format 1:

```plaintext
[name] record-name <[init][, ...]>
```
Format 2:

\[
\text{name} \text{ record-name dup-count DUP } ([\text{init}], \ldots )\]

In both formats, the first byte or word (depending on the RECORD definition) of the allocated memory is optionally named. The record definition to be used is specified by record-name. Finally, the operand is a possibly empty list of initial field values. For example:

\[
\begin{align*}
&<> \quad \text{Use field default values from the record definition.} \\
&<8,,10> \quad \text{Set initial values of the first and third fields to 8 and 10, respectively, but use the default from the definition for the middle field.}
\end{align*}
\]

The initial field values can be constants, constant expressions, or the indeterminate initialization "?". If the expression evaluates to a number not expressible in binary within the width of the corresponding record field, then the number is truncated on the left. For example, 11001 binary, in a 2-bit field, is truncated to 01.

With Format 2, multiple instances of the record can be allocated at once. The number of copies of the record to be allocated is given by dup-count. Note that in this format, the angle-brackets must be enclosed within parentheses as shown.

You can use a record as part or all of an expression, as in:

\[
\text{MOV AX, Inst2B<OP,D,W,MOD,REG,\text{RM}}
\]

**Structures**

Just as records are used to format bit-aligned data at the byte or word level, structures are used to define byte-aligned fields within multibyte data structures.

Structures can be used to group together logically related data items.

For example, suppose you give the name Car to a structure. You use this structure to define individual fields of size (in bytes) 1, 2, 2, and 4 symbolically. The assembler generates the relative offsets:

\[
\begin{align*}
\text{Car STRUC} ;\text{No memory reserved--use this} \\
\text{Year DB 0} ;\text{Reference to .Year generates} \\
\text{Model DW 0} ;\text{Reference to .Model generates} \\
\text{Color DW 0} ;\text{Reference to .Color generates} \\
\text{License DB 'XXXX'} ;\text{Reference to .License generates} \\
\text{Car ENDS} ;\text{relative offset of 0} \\
\text{relative offset of 1} \\
\text{relative offset of 1} \\
\text{relative offset of 3} \\
\text{relative offset of 5}
\end{align*}
\]
The body of the structure definition is delimited by the STRUC and ENDS directives. The spacing of offsets within the structure is determined by the enclosed DB, DW, and DD directives.

You now allocate real memory and initialize using Car as an operator.

```
Ford Car<63,'FL','GR','FOXY'> ;allocate and initialize
```

Note that the programmer-assigned name Car is used here as an operator, and that the initialization of the structure is done with both integer data (63) and character data ('FL').

This use of Car as an operator is the assembly-time analog of this run-time initialization:

```
FORD DB 8 DUP(?) ;allocate 8 bytes
                ;(uninitialized)
MOV Ford.Year,63 ;initialize Year field
MOV Ford.Model,'FL' ;initialize Model field
MOV Ford.Color,'GR' ;initialize Color field
MOV Ford.License,'FOXY' ;initialize License field
```

It is also possible, as described below, to specify default values during the definition of the structure, and to selectively override these defaults during memory allocation. All this can take place during assembly.

As another example, here is a structure that implements the request block for the Close File operator used with the CTOS Operating System:

```
RqCloseFile   STRUC
  sCntInfo     DW  2
  nReqPbCb     DB  0
  nRespPbCb    DB  0
  userNum      DW  ?
  exchResp     DW  ?
  ercRet       DW  ?
  rqCode       DW  10
  fh           DW  ?
RqCloseFile   ENDS
```

```
rqCloseFile1 RqCloseFile<,,,1,3,,,> ;Nondefault values
                ;are userNum 1,
                ;exchResp 3

  MOV  AX, fhNew
  MOV rqCloseFile1.fh ;Fill in the fh
                   ;field if an rq
  CMP  rqCloseFile1.ercRet, ercOk ;Is the error return
                   ;equal to the value
                   ;ercOK?
```
Structures are not restricted to use with statically allocated data. For example

```asm
CMP [BP+rbRqCloseFile].rqCode,10 ;Examine rqCode in an
;anonymous instance of
;RqCloseFile that's on the
;stack
```

Here is the general format of the STRUC/ENDS statement-pair, together with the enclosed DB, DW, and DD directives:

```asm
structure-name STRUC
  ...
  [field-name] (DB | DW | DD) (default [, ...] (dup-count DUP (default [, ...]))
  ...
structure-name ENDS
```

In this case, DB, DW, and DD are used just as defined earlier, with the exception that there cannot be any forward references. Matching STRUC/ENDS pairs must have the matching structure-names. Field-names are optional: if used, they must be unique identifiers.

Default Structure Fields

Default values for structure fields are as specified in the DB, DW, or DD directives. Because the STRUC/ENDS pair does not allocate memory, these default initializations have no immediate effect. The defaults are used to initialize memory later when the structure-name is used as a memory allocation operator as in the allocation of rqCloseFile1, above.

Overridable Structure Fields

When memory is allocated certain structure-field default values can be overridden by initial values specified in the allocation expression; these are called simple fields. Other field values that include a list or a DUP clause cannot be overridden. A DB character string is considered simple. Here are some examples of what can and cannot be overridden:

```asm
Super STRUC
  DW ? ;Simple field: override okay
  DB 'Message' ;Simple character string field: override
                ;okay
  DD 5 DUP(?) ;Multiple field: no override
  DB ?,2,3 ;Multiple field: no override
Super ENDS
```
Initializing Structures

After structures have been declared, they can be allocated and initialized with the structure-name as operator. The general format is similar to that for record initialization. (There are two formats.)

Format 1:

\[ \text{name} \text{ structure-name} <[\text{init}][, \ldots]> \]

Format 2 (with duplication):

\[ \text{name} \text{ structure-name dup-count PUP (<[\text{init}][, \ldots]>)} \]

In both formats, the first byte or word (depending on the structure definition) of the allocated memory is optionally named. The structure definition to be used is specified by \text{structure-name}. Finally, the operand is a possibly empty list of initial field values. For example:

\[ <> \] Use field default values from the structure definition.

\[ <8,,10> \] Set initial values of the first and third fields to 8 and 10, respectively, but use the default from the definition for the middle field.

The initial field values can be constants, constant expressions, or the indeterminate initialization "?".

One-byte strings can override any field. Two-byte strings can override any DW or DD field. Multibyte strings can override a DB field, but only if the overriding string is no longer than the overridden string.

The number of copies of the structure to be allocated is \text{dup-count}; it must evaluate to a positive integer.
4 OPERANDS AND EXPRESSIONS

Operands

The instruction set of the 8086 makes it possible to refer to operands in a variety of ways. (The instruction set is described in the Central Processing Unit.) Either memory or a register can serve as the first operand (destination) in most two-operand instructions, while the second operand (source) can be memory a register, or a constant within the instruction. There are no memory-to-memory operations.

A 16-bit offset address can be used to directly address operands in memory. Base registers (BX or BP) or index registers (SI or DI) or both, plus an optional 8- or 16-bit displacement constant, can be used to indirectly address operands in memory.

Either memory or a register can receive the result of a two-operand operation. Any register or memory operand (but not a constant operand) can be used in single-operand operations. Either 8- or 16-bit operands can be specified for almost all operations.

Immediate Operands

An immediate value expression can be the source operand of two-operand instructions, except, for multiply, divide, and the string operations. Here are the formats:

[label:] mnemonic memory-reference, expression

and

[label:] mnemonic register expression

Here [label] is an optional identifier. mnemonic is any two-operand mnemonic (for example, MOV, ADD, and XOR). See "Memory Operands" below for the definition of memory-reference. In summary, it has a direct 16-bit offset address, and is indirect through BX or BP, SI or DI, or through BX or BP plus SI or DI, all with an optional 8- or 16-bit displacement. In the second format, register is any general-purpose (not segment) register. For a definition of expression, see the rest of this section. See Table 3-1 (Section 3) for rules on formation of constants.

The steps that the assembler follows in processing an instruction containing an immediate operand are:

- Determine if the destination is of type BYTE or WORD.
- Evaluate the expression with 17-bit arithmetic.
- If the destination operand can accommodate the result, encode the value of the expression, using twos complement arithmetic, as an 8- or 16-bit field (depending on the type, BYTE
or WORD, of the destination operand) in the instruction being assembled.

In 8086 instruction formats, as in data words, the least significant byte of a word is at the lower memory address.

MOV CH, 5 ; 8-bit immediate value to register
ADD DX.3000H ; 16-bit immediate value to register
AND Table[BX], 0FF00h ; 16-bit immediate value (where Table is a WORD) through BX,
                      ; 16-bit displacement
XOR Table[BX+DI+100], 7 ; 16-bit immediate through
                        ; BX+DI+(Table+100)

Register Operands

The 16-bit segment registers are CS, DS, SS, and ES. The 16-bit general registers are AX, BX, CX, DX, SP, BP, SI, and DI. The 8-bit general registers are AH, AL, BH, BL, CH, CL, DH, and DL. The 16-bit pointer and index registers are BX, BP, SI, and DI. The 1-bit flag registers are AF, CF, DF, IF, OF, PF, SF, TF, and ZF.

Segment base addresses are contained in segment registers and must be initialized by the programmer.

Arithmetic and logical operations can be performed using each of the general 8-bit, general 16-bit, and pointer and index 16-bit registers. So, even though AX is often called "the accumulator," there are actually eight separate 16-bit accumulators and eight 8-bit accumulators as listed above. Each of the 8-bit accumulators is either the high-order (H) or the low-order (L) byte of AX, BX, CX, or DX.

After each instruction, the flags are updated to reflect conditions detected in the processor or any accumulator. See Appendix A and the Central Processing Unit for the flags affected for each instruction.

These are the flag-register mnemonics:

AF: Auxiliary Carry
CF: Carry
DF: Direction
IF: Interrupt-enable
OF: Overflow
PF: Parity
SF: Sign
TF: Trap
ZF: Zero

Explicit Register Operands

These are two-operand instructions that explicitly specify registers:
Register to register

\[
\text{[label:] mnemonic reg, reg}
\]

Example.
ADD BX, DI ;BX=BX+DI

Immediate to register

\[
\text{[label:] mnemonic reg imm}
\]

Example:
ADD BX, 30H ;BX=BX+30H

Memory to register

\[
\text{[label:] mnemonic reg mem}
\]

Example:
ADD BX, Table[DI] ;BX=BX+DI'th entry in Table

Register to memory

\[
\text{[label:] mnemonic mem, reg}
\]

Example:
ADD Table[D1], BX ;Increment DI'th entry in Table by BX

(Note that "i'th entry" means "entry at i'th byte.")

Implicit Register Operands

These instructions use registers implicitly:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Implicit Uses</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAA, AAD, AAM, AAS</td>
<td>AL, AH</td>
</tr>
<tr>
<td>CBW, CWD</td>
<td>AL, AX or AX:DX</td>
</tr>
<tr>
<td>DAA, DAS</td>
<td>AL</td>
</tr>
<tr>
<td>IN, OUT</td>
<td>AL or AX</td>
</tr>
<tr>
<td>MUL, IMUL, DIV, IDIV</td>
<td>AL, AX or AX:DX</td>
</tr>
<tr>
<td>LAHF, SAHF</td>
<td>AH</td>
</tr>
<tr>
<td>LES</td>
<td>ES</td>
</tr>
<tr>
<td>LDS</td>
<td>DS</td>
</tr>
<tr>
<td>Shifts, Rotates</td>
<td>CL</td>
</tr>
<tr>
<td>String</td>
<td>CX, SI, DI</td>
</tr>
<tr>
<td>XLAT</td>
<td>AL, BX</td>
</tr>
</tbody>
</table>
The instructions with a single register operand have the form:

\[ \text{label:} \ \text{mnemonic reg} \]

Example:

\[ \text{INC DI} \quad ;\text{DI=DI+1} \]

Segment Registers

Segment registers are discussed in Section 2.

General Registers

When a 16-bit general register or pointer/index register is one of the operands of a two-operand instruction, the other operand must be immediate, a WORD reference to memory, or a WORD register.

When an 8-bit general register (AH, AL, BH, BL, CH, CL, DH, DL) is one of the operands of a two-operand instruction, the other operand must be an 8-bit immediate quantity, a BYTE reference to memory, or a BYTE register.

Flags

Instructions never specify the 1-bit flags as operands; flag instructions (as STC, CLC, CMC) manipulate all flags at once, and other instructions affect one or more flags implicitly (as INC, DEC, ADD, MUL, and DIV).

See Section 7 for flag operation and Appendix A for how each instruction affects the flags.

Memory Operands

Memory Operands to JMP and CALL

The JMP and CALL instructions take a simple operand. There are a number of different cases, determined by the operand. The control transfer can be direct (with the operand specifying the target address) or indirect (with the operand specifying a word or doubleword containing the target address). The transfer can be NEAR (in which case only IP changes) or PAR (both IP and CS change). Here are examples to illustrate the cases:
<table>
<thead>
<tr>
<th>Operand to JMP/CALL</th>
<th>Direct/Indirect</th>
<th>NEAR/FAR</th>
<th>Target</th>
</tr>
</thead>
<tbody>
<tr>
<td>NextIteration</td>
<td>Direct</td>
<td>NEAR(^1)</td>
<td>NextIteration</td>
</tr>
<tr>
<td>FltMul</td>
<td>Direct</td>
<td>FAR(^2)</td>
<td>FltMul</td>
</tr>
<tr>
<td>DX</td>
<td>Indirect</td>
<td>NEAR</td>
<td>CS:DX</td>
</tr>
<tr>
<td>LabelsNear[DI]</td>
<td>Indirect</td>
<td>NEAR(^3)</td>
<td>Contained in word at LabelsNear[DI]</td>
</tr>
<tr>
<td>LabelsFar[DI]</td>
<td>Indirect</td>
<td>FAR(^4)</td>
<td>Contained in dword at LabelsFar[DI]</td>
</tr>
<tr>
<td>DWORD PTR [BX]</td>
<td>Indirect</td>
<td>FAR</td>
<td>Contained in dword at [BX]</td>
</tr>
<tr>
<td>WORD PTR [BX]</td>
<td>Indirect</td>
<td>NEAR</td>
<td>Contained in word at [BX]</td>
</tr>
</tbody>
</table>

1Assuming NextIteration is a NEAR label in the same segment or group as the jump or call.

2Assuming FltMul is a FAR label—a label to which control can be transferred from outside the segment containing the label.

3Assuming LabelsNear is an array of words.

4Assuming LabelsFar is an array of dwords.

CALL differs from JMP only in that a return address is pushed onto the stack. The return address is a word for a near call and a dword for a far call.

If the assembler determines that the target of a JMP or CALL is addressable by a 1-byte displacement from the instruction, it uses a special short jump or call instruction. Here are some examples:

```
Again: DEC BX
       JNZ Again ; Short jump will be used.
       JMP Last ; Not short because Last is a forward reference.

Last: ...

       JMP $+17 ; Short jump since displacement is in the range -128 to 127. BEWARE: Variable
               length instructions make it easy to get this wrong; it's safer to use a label.
       JMP SHORT Last ; Forces assembly of a short transfer; it will yield an error if the target is not addressable with a 1-byte displacement.
```
(NOTE: Do not confuse the concepts of PUBLIC and EXTRN with NEAR and FAR. PUBLICS and EXTRNs are used at assembly- and link-time only and are not run-time concepts. NEAR and FAR, in contrast, control the instructions to be executed at run-time. It is entirely possible for an EXTRN to be NEAR.)

Variables

This section covers the use of simple, indexed, and structured variables as operands. If you are unfamiliar with how to define and initialize variables, review Section 3.

Simple Variables. An unmodified identifier used the same way it is declared is a simple variable. Here is an example:

```
  wData    DW  'AB'
```

```
  MOV  BX, wData
```

Indexed Variables. A simple variable followed by a square-bracketed expression is an indexed variable. The expression in square brackets is a constant or constant expression, a base register (as BX or BP) or an index register (as SI or DI), a base or index register plus or minus a constant expression (in any order), or a base register plus an index register plus or minus a constant or constant expression (in any order).

When you use indexed variables, be aware that the indexing is 0-origin (that is, the first byte is numbered 0), the index is always a number of bytes, and the type is the type of the simple variable to which the index is applied. For example, if the table Primes is defined by:

```
  Primes  DW  250 DUP(?)
```

and register BX contains the value 12, then the instruction.

```
  MOV Primes[BX], 17
```

sets the twelfth and thirteenth bytes of Primes (which are the bytes of the seventh word in Primes) to 17.

Double-Indexed Variables. Double-indexed variables use a sum of two displacements to address memory. Here is an example:

```
  Primes[BX][SI+5]
```

Most forms of double indexing can be written with a more complex single index expression. For example, these two forms are completely equivalent:

```
  Var[Disp1][Disp2]
```

and
Var[Disp1+Disp2]

The displacements can be constants or expressions that evaluate to constants, base or index registers (BX, BP, SI or DI) or base or index registers plus or minus a constant offset. The only restriction is that BX and BP cannot both appear, and SI and DI cannot both appear in the same double-indexed variable.

These three expressions are all invalid.

Primes[BX+BP]
Primes[SI][2*BX]
Primes[BX][BP]

Indexing can be used in combination with structures. Recall the example given earlier

RqCloseFile  STRUC
  sCntInfo     DW  2
  nReqPbCb     DB  0
  nRespPbCb    DB  0
  userNum      DW  ?
  exchResp     DW  ?
  ercRet       DW  ?
  rqCode       DW  10
  fh           DW  7
RqCloseFile  ENDS

All of the following are valid:

  MOV  RqCloseFile.sCntInfo, AX
  MOV  [BX].userNum, AX
  MOV  [BP][SI-4].fh

Attribute Operators

In addition to indexing, structure, arithmetic, and logical operators, operands can contain a class of operators called attribute operators. Attribute operators are used to override an operand's attributes, to compute the values of operand attributes, and to extract record fields.

PTR, the Type Overriding Operator

PTR is an infix operator. That is, it has two operands, and is written between them in this format:

  type PTR addr-expr

  type  is BYTE, WORD, DWORD, NEAR, FAR, or structure-name.
  addr-expr is a variable, label, or number.

PTR sets or overrides the type of its operand without affecting the other attributes of the operand, such as SEGMENT and
OFFSET. Here are some examples of its use with data. Suppose rgb and rgw are declared by:

```assembly
gdb DB 100 DUP(?)
grw DW 100 DUP(?)
```

Then:

```assembly
INC rgb[SI]
INC rgw[SI]
```
generate, respectively, byte-increment and word-increment instructions. Types can be overridden with:

```assembly
INC WORD PTR rgb[SI] ;word increment
INC BYTE PTR rgw[SI] ;byte increment
```

Sometimes no variable is named in an instruction: the instruction uses an "anonymous" variable. In such cases the PTR operator must always be used. Thus:

```assembly
INC WORD PTR [BX] ;word increment
INC BYTE PTR [BX] ;byte increment
INC [BX]           ;INVALID because the operand [BX] is ;"anonymous."
```

Segment Override

The segment override operator is discussed in Section 2. It is denoted by the colon, ":", and takes these three forms:

- `seg-reg:addr-expr`
- `segment-name addr-expr`
- `group-name:addr-expr`

The SEGMENT attribute of a label, variable, or address-expression is overridden by the segment override operator. The other attributes are unaffected. The first two forms do a direct override; the third recalculates the offset from the GROUP base.

SHORT

The single argument of the SHORT operator is an offset that can be addressed through the CS segment register. When the target code is within a 1-byte signed (twos complement) self-relative displacement, SHORT can be used in conditional jumps, jumps, and calls. This means that the target must lie within a range no more than 128 behind the beginning of the jump or call instruction, and no more than 127 bytes in front of it. (See "Memory Operands to JMP and CALL Operands" in this Section for more on SHORT.)
THIS

The single argument of the THIS operator is a type (BYTE, WORD, DWORD) or distance (NEAR, FAR) attribute. A data item with the specified type or attribute is defined at the current assembly location. Here are the formats:

```
THIS  type
THIS  distance
```

The segment and offset attributes of the defined data item are, respectively, the current segment and the current offset. The type or distance attributes are as specified. Thus the two statements:

```
byteA  LABEL  BYTE
byteA  EQU    THIS BYTE
```

have the same effect. Similarly, $ is equivalent to:

```
THIS NEAR
```

In the example:

```
E1  EQU     THIS FAR
E2: REPNZ   SCASW
```

the two addresses, E1 and E2, differ exactly in that E1 is FAR whereas E2 is NEAR.

Value-Returning Operators

Here are the value-returning operators:

- **TYPE.** It accepts one argument, either a variable or a label. TYPE returns, for variables, 1 for type BYTE, 2 for type WORD, 4 for type DWORD, and the number of bytes for a variable declared with a structure type. TYPE returns, for labels, either -1 or -2 (representing, respectively, NEAR or FAR).

- **LENGTH.** It accepts one argument, a variable. It returns the number of units allocated for that variable. (The number returned is not necessarily bytes.) Here are examples:

  ```
  One DB 250(?)  ;LENGTH One=250
  Two DW 350(?)   ;LENGTH Two=350
  ```

- **SIZE.** It returns the total number of bytes allocated for a variable. SIZE is the product of LENGTH and TYPE.

- **SEG.** It computes the segment value of a variable or a label. Use it in ASSUME directives or to initialize segment registers, as described in Section 2.
OFFSET. It returns the offset of a variable or label. At time of linking, when the final alignment of the segment is frozen the value is resolved. If a segment is combined with pieces of the same segment defined in other assembly modules, or is not aligned on a paragraph boundary, the assembly-time offsets shown in the assembly listing can not be valid at run-time. The offsets are properly calculated by the Linker if you use the OFFSET operator.

The only attribute of a variable in many assembly languages is its offset. A reference to the variable's name is a reference also to its offset. Three attributes are defined by this assembly language for a variable, so to isolate the offset value, the OFFSET operator is needed. In a DW directive, however, the OFFSET operator is implicit.

The variables in address expressions that appear in DW and DD directives have an implicit OFFSET.

When used with the GROUP directive, the OFFSET operator does not yield the offset of a variable within the group. It returns rather the offset of the variable within its segment. Use the GROUP override operator to get the offset of the variable within the group. Here is an example:

```
DGroup GROUP Data,??SEG
data SEGMENT
.
.
xyz DB 0
.
.
DW xyz ;Offset within segment
DW DGroup:xyz ;Offset within group
data ENDS
ASSUME CS:??SEG,DS:DGroup
MOV CX,OFFSET xyz ;Loads seg offset of xyz
MOV CX,OFFSET Dgroup:xyz ;Loads group offset of xyz
LEA CX, xyz ;Also loads group offset of xyz
.
.
You may not use forward references to group-names.
```
Record Operators

The use of operators with records is illustrated in Section 3. The definitions are repeated here for completeness. Associated with each field of a record are the following:

- **Shift-count.** This is the field-name of the record.
- **MASK operator.** This operator has one argument, which is a field-name. It returns a bit-mask that consists of 1's in the bit positions included by the field and 0's elsewhere.
- **WIDTH operator.** This operator returns the number of bits in a record or field.

If the definition of a record formats 8 bits, the record is of type BYTE, and if it formats 16 bits, of type WORD.

Operator Precedence in Expressions

The assembler evaluates expressions from left to right. It evaluates operators with higher precedence before other operators that come directly before or after. To override the normal order of precedence, use parentheses.

In order of decreasing precedence, here are the classes of operators:

1. Expressions within parentheses, expressions within angle brackets (records), expressions within square brackets, the structure "dot" operator, ".", and the LENGTH, SIZE, WIDTH, and MASK operators.
2. PTR, OFFSET, SEG, TYPE, THIS, and "name:" (segment override).
3. Multiplication and division: *, /, MOD, SHL, SHR.
4. Addition and subtraction: +, -.
5. Relational operators: EQ, NE, LT, LE, GT, GE.
6. Logical NOT.
7. Logical AND.
8. Logical OR and XOR.
9. SHORT.
EQU Directive

Use EQU to assign an assembly-time value to a symbol. This is the format:

    name EQU expression

Here are examples to illustrate the cases:

```
  y EQU z        ;y is made a synonym for z.
  xx EQU [BX+DI-3] ;xx is a synonym for an indexed reference
                    ;--note that the right side is evaluated
                    ;at use, not at definition.
  x  EQU EX:Bar[BP+2] ;Segment overrides are also allowed.
  xy EQU (TYPE y)*5 ;Random expressions are allowed.
  RAX EQU AX      ;Synonyms for registers are allowed.
```

PURGE Directive

Use the PURGE directive to delete the definition of a specified symbol. After a PURGE, the symbol can be redefined. The symbol's new definition is used by all occurrences of the symbol after the redefinition. You cannot purge register names, reserved words, or a symbol appearing in a PUBLIC directive.
5 FORWARD REFERENCES

The instruction set of the 8086 often provides several ways of achieving the same end. For example, if a jump is within 128 bytes of its target, the control transfer can be a SHORT jump (two bytes), a NEAR jump (three bytes), or a FAR jump (four bytes). If the assembler "knows" which case applies, it generates the optimal object code.

However, for the convenience of the programmer, the assembly language allows, in many cases, the use of a variable or label prior to its definition. When the assembler encounters such a forward reference, it must reserve space for the reference, although it does not yet know whether the label (for example) will turn out to be SHORT, NEAR, or FAR. The assembler makes a "guess," if it must, about the memory required, and proceeds on the basis of that guess.

The assembler makes two successive passes over the source program, and can always tell during the second pass whether a guess made during the first pass was correct. If a guess is too generous, the assembler can repair matters during the second pass by, for example, inserting an extra no-op instruction after an offending jump, and still produce valid output. If a guess is too conservative, however, no such remedy is available, and the assembler flags the forward reference as an error during the second pass.

The programmer can generally repair this kind of error by a small change to the source text and a reassembly. For example, the insertion of an attribute coercion such as "BYTE PTR" or "FAR PTR" is often a sufficient correction. However, the safest course is to follow programming practices that make it unnecessary for the assembler to guess. This can be done as follows:

- Put EQU directives early in programs.
- Put EXTRN directives early in programs.
- Within a multisegment source file, try to position the data segments (and hence the variable definitions) before the code segments.
6 INSTRUCTION FORMAT

The instruction format of the 8086 uses up to three fields to specify the location of an operand in a register or in memory. The assembler sets all three fields automatically when it generates code. These fields, when used, make up the second byte of an instruction, which is called the "MOD --- R/M" byte.

The two most significant bits of the "MOD --- R/M" byte are the MOD field, which specifies how to interpret the R/M field.

The next three bits are occupied by the REG field, which specifies an 8- or 16-bit register as an operand. Instead of specifying a register, the REG field can, in some instructions, refine the instruction code given in the first byte of an instruction.

The next three bits are occupied by the R/M field, which can specify either a particular register operand or the addressing MODe to select a memory operand. This occurs in combination with the MOD field.

The MOD and R/M fields determine the effective address (EA) of the memory operand and the interpretation of successive bytes of the instruction, as follows:

<table>
<thead>
<tr>
<th>MOD</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>DISP = 0</td>
</tr>
<tr>
<td></td>
<td>(disp-low and disp-high are absent)</td>
</tr>
<tr>
<td>01</td>
<td>DISP = disp-low sign-extended to 16 bits (disp-high is absent)</td>
</tr>
<tr>
<td>10</td>
<td>DISP = disp-high, disp-low</td>
</tr>
<tr>
<td>11</td>
<td>There is no DISP (disp-low and disp-high are both absent) and R/M is interpreted as a register.</td>
</tr>
</tbody>
</table>

If MOD ≠ 11, then R/M is interpreted as follows:

<table>
<thead>
<tr>
<th>R/M</th>
<th>interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>[BX]+[SI]+DISP</td>
</tr>
<tr>
<td>001</td>
<td>[BX]+[DI]+DISP</td>
</tr>
<tr>
<td>010</td>
<td>[BP]+[SI]+DISP</td>
</tr>
<tr>
<td>011</td>
<td>[BP]+[DI]+DISP</td>
</tr>
<tr>
<td>100</td>
<td>[SI]+DISP</td>
</tr>
<tr>
<td>101</td>
<td>[DI]+DISP</td>
</tr>
<tr>
<td>110</td>
<td>[BP]+DISP if MOD ≠ 0</td>
</tr>
<tr>
<td></td>
<td>DISP if MOD = 0</td>
</tr>
<tr>
<td>111</td>
<td>[BX]+DISP</td>
</tr>
</tbody>
</table>
If MOD = 11, then the effective address is a register designated by R/M. In word instructions, the interpretation is:

<table>
<thead>
<tr>
<th>R/M</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>AX</td>
</tr>
<tr>
<td>001</td>
<td>CX</td>
</tr>
<tr>
<td>010</td>
<td>DX</td>
</tr>
<tr>
<td>011</td>
<td>BX</td>
</tr>
<tr>
<td>100</td>
<td>SP</td>
</tr>
<tr>
<td>101</td>
<td>BP</td>
</tr>
<tr>
<td>110</td>
<td>SI</td>
</tr>
<tr>
<td>111</td>
<td>DI</td>
</tr>
</tbody>
</table>

In byte instructions (W = 0), the interpretation is:

<table>
<thead>
<tr>
<th>R/M</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>AL</td>
</tr>
<tr>
<td>001</td>
<td>CL</td>
</tr>
<tr>
<td>010</td>
<td>DL</td>
</tr>
<tr>
<td>011</td>
<td>BL</td>
</tr>
<tr>
<td>100</td>
<td>AH</td>
</tr>
<tr>
<td>101</td>
<td>CH</td>
</tr>
<tr>
<td>110</td>
<td>DH</td>
</tr>
<tr>
<td>111</td>
<td>BH</td>
</tr>
</tbody>
</table>
7 FLAGS

Flag Registers

Certain results of data manipulations are distinguished or denoted by flags. The flags that are affected by data manipulations are AF, CF, OF, PF, SF, and ZF.

The four basic mathematical operations (addition, subtraction, multiplication and division) are provided by the processor. 8- and 16-bit operations are available, as are signed and unsigned arithmetic. The representation of signed values is by standard twos complement arithmetic. The addition and subtraction operations serve as both signed and unsigned operations; the two possibilities are distinguished by the flag settings.

Arithmetic may be performed directly on unpacked decimal digits or on packed decimal representations.

Some operations indicate these results only by setting flags. For example, the processor implements "compare" as a special subtract which does not change either operand but does set flags to indicate a zero, positive, or negative result.

By using one of the conditional jump instructions, a program can test the setting of five of the flags (carry, sign, zero, overflow, and parity). The flow of program execution can be altered based on the outcome of a previous operation. One more flag, the auxiliary carry flag, is used by the ASCII and decimal-adjust instructions.

It is important to understand which instructions set which flags. Suppose you wish to load a value into AX, and then test whether the value is 0. The MOV instruction does not set ZF, so the following does not work:

MOV AX, wData
JZ Zero

Instead, since ADD does set ZF, the following does work:

MOV AX, wData
ADD AX, 0
JZ Zero

A flag can be set, but not tested, over the duration of several instructions. In such cases, the intervening instructions must be carefully checked to ascertain that they do not affect the flag in question. This is generally a dangerous programming practice.

(See Appendix A for the flags set by each instruction.)
Flag Usage

Most arithmetic operations set or clear six flag registers. "Set" means set to 1, and "clear" means clear to 0.

Auxiliary Carry Flag (AF)

If an operation results in a carry out of or a borrow into the low-order four bits of the result, AF is set; otherwise it is cleared. A program cannot test this flag directly: it is used solely by the decimal adjust instructions.

Carry Flag (CF)

If an operation results in a carry out of (from addition) or a borrow into (from subtraction), the high-order bit of the result, CF is set; otherwise it is cleared.

This flag usually indicates whether an addition causes a "carry" into the next higher order digit or a subtraction causes a "borrow." CF is not, however, affected by increment (INC) and decrement (DEC) instructions. CF is set by an addition that causes a carry out of the high-order bit of the destination, and cleared by an addition that does not cause a carry. CF is also affected by the logical AND, OR, and XOR instructions.

The contents of an operand are moved one or more positions to the left or right by the rotate and shift instructions. The carry flag is treated as if it were an extra bit of the operand. Only RCL and RCR preserve the original value in CF. The value does not, in these cases, remain in CF. The value is replaced with the next bit rotated out of the source. If an RCL is used, the value in CF is replaced by the high-order bit and goes into the low-order bit. If an RCR is used, the value in CF is replaced by the low-order bit and goes into the high-order bit. (This is useful in multiple-word arithmetic operations.) In other rotates and shifts, the value in CF is lost.

Overflow Flag (OF)

If a signed operation results in an overflow, OF is set; otherwise it is cleared. (That is, an operation results in a carry into the high-order bit of the result but not a carry out of the high-order bit, or vice versa.)

Parity Flag (PF)

If the modulo 2 sum of the low-order eight bits of an operation is 0 (even parity), PF is set; otherwise it is cleared (odd parity).
Following certain instructions, the number of one bits in the destination is counted and the parity flag set if the number is even and cleared if the number is odd.

Sign Flag (SF)

If the high-order bit of the result is set, SF is set; otherwise it is cleared.

Following an operation, the high-order bit of its target can be interpreted as a sign. The SF flag is set equal to this high-order bit by instructions that affect SF. Bit 7 is the high-order bit of a byte and bit 15 is the high-order bit of a word.

Zero Flag (ZF)

If the result of an operation is 0, ZF is set; otherwise it is cleared.

Following certain operations, if the destination is zero, the zero flag is set, and if the destination is not zero, the zero flag is cleared. Both ZF and CF are set by a result that has a carry and a zero. Here is an example:

```
00110101
+11001011
00000000       Carry Flag = 1
Zero Flag      = 1
```
8 MACRO ASSEMBLER

Introduction

The assembler supports the definition and invocation of macros: expressions, possibly taking parameters, that are evaluated during assembly to produce text. The text that results is then processed by the assembler as source code, just as if it had been literally present in the input to the assembler. For example, consider the program fragment;

```assembly
%*DEFINE (Call2(subr,arg1,arg2))(  
   PUSH %arg1
   PUSH %arg2
   CALL %subr

%Call2 (Input,p1,p2)
```

This fragment defines a macro, Call2, of three arguments, and then invokes it. The invocation is to the expanded form:

```assembly
PUSH p1
PUSH p2
CALL Input
```

The character "%" is called the metacharacter and is used to activate all macro processing facilities: macro invocations are preceded by "%" and macro definitions by "%*". (The metacharacter can be changed; how to do this is described later in this Section.)

The simplest kind of macro definition takes the form:

```assembly
%*DEFINE  (MacroName ParameterList) (Body)
```

where MacroName is an identifier, ParameterList is a list of parameter names enclosed in parentheses, and Body is the text of the macro.

When parameter names appear in the Body, they are preceded by the "%" character. A simple macro invocation takes the form:

```assembly
%MacroName  (ArgList)
```

This expands to the corresponding macro Body with parameter names of the macro definition replaced by arguments from the macro invocation.

LOCAL Declaration

The purpose of macros is to permit the definition of a pattern--the body of the macro--that is to be recreated at each invocation.
of the macro. Thus two invocations of a macro normally expand to source text differing only insofar as the parameters of invocation differ. Consider however the definition:

```assembly
%*DEFINE  (CallNTimes(n,subr))(
    MOV   AX,%n
Again:    DEC   AX
          JZ    Done
          PUSH  AX
          CALL  %subr
          POP   AX
          JMP   Again
Done:)
```

An invocation such as `%CallNTimes(5,FlashScreen)` expands to;

```assembly
MOV   AX,5
Again:     DEC   AX
          JZ    Done
          PUSH  AX
          CALL  FlashScreen
          POP   AX
          JMP   Again
Done:
```

A second invocation of this macro produces an error because it doubly defines the labels Again and Done. The problem is that in this case we want a new, unique pair of labels created for each invocation. This can be done in a macro definition using the LOCAL declaration. The proper form is illustrated by:

```assembly
%*DEFINE(CallNTimes(n,subr)) LOCAL Again Done ( 
    MOV   AX,%n
%Again:    DEC   AX
          JZ    %Done
          PUSH  AX
          CALL  %subr
          POP   AX
          JMP   %Again
%Done:)
```

**Conditional Assembly**

In a manner carefully integrated with macro processing, the assembler also supports assembly-time expression evaluation and string manipulation facilities. These include the functions EVAL, LEN, EQS, GTS, LTS, NEX, GES, LES, and SUBSTR. Here are examples to illustrate the possibilities:
<table>
<thead>
<tr>
<th>Function</th>
<th>Example</th>
<th>Evaluation of Example</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVAL</td>
<td>%EVAL(3*(8/5))</td>
<td>3h</td>
<td>Evaluate expression</td>
</tr>
<tr>
<td>LEN</td>
<td>%LEN(First)</td>
<td>5h</td>
<td>Length of string</td>
</tr>
<tr>
<td>EQS</td>
<td>%EQUS(AA,AA)</td>
<td>0FFFFh</td>
<td>String equality</td>
</tr>
<tr>
<td>GTS</td>
<td>%GT(y,x)</td>
<td>0FFFFh</td>
<td>String greater</td>
</tr>
<tr>
<td>LTS</td>
<td>%LTS(y,x)</td>
<td>0h</td>
<td>String less</td>
</tr>
<tr>
<td>NES</td>
<td>%NES(AA,AB)</td>
<td>0FFFFh</td>
<td>String not equal</td>
</tr>
<tr>
<td>GES</td>
<td>%GES(y,y)</td>
<td>0FFFFh</td>
<td>String greater or equal</td>
</tr>
<tr>
<td>LES</td>
<td>%LES(z,y)</td>
<td>0h</td>
<td>String less or equal</td>
</tr>
<tr>
<td>SUBSTR</td>
<td>%SUBSTR(abcde,2,3)</td>
<td>bcd</td>
<td>Substring</td>
</tr>
</tbody>
</table>

Note that these functions evaluate to hexadecimal numbers, and that the relational functions (EQS, etc.) evaluate to 0FFFFh if the relation holds and 0h if it does not. The parameter to EVAL must evaluate to a number.

The result of a numeric computation done during macro processing can be given a symbolic name with the SET function, which is invoked in the form:

%SET (name, value)

For example:

%SET (xyz, 7+5)

sets the macro variable xyz to value 0Ch. Subsequent to the use of SET, %xyz is equivalent to 0Ch. Similarly, the invocation:

%SET (xyz, %xyz-1)

decrements the value of the macro variable xyz.

The macro facility also supports conditional and repetitive assembly with the control functions IF, REPEAT, and WHILE.

IF has two versions

%IF (param1) THEN (param2) ELSE (param3) FI

and

%IF (param1) THEN (param2) FI

The first parameter is treated as a truth value--odd numbers are true and even numbers false. If the first parameter is true, the IF expression is equivalent to the value of its second parameter; if the first parameter is false, the IF expression is equivalent to the value of its third parameter (or to the null string if the third parameter is omitted). For example:
is equivalent to aa, and:

%IF (2) THEN (aa) FI

is equivalent to the null string.

The IF function can be used in conjunction with macro variables to provide conditional assembly. Suppose a program contains a table that is to be searched for a value at run-time. If the table is small, a simple linear search is best; if the table is large, a binary search is preferable. Then you could code:

%IF (%sTable GT 10)
  THEN(
    ;binary search version here
  )else(
    ;linear search here
  )

The macro variable %sTable would have to be defined with some numeric value; otherwise the expansion of the IF would yield an error.

Sometimes it is convenient to control a conditional assembly by whether or not a symbol has been defined: in the usual case, the symbol is not defined and one alternative is selected, but if a definition for the symbol is found, a different alternative is selected. The macro processor supports this capability with the ISDEF function. ISDEF may use two forms: one tests whether a run-time symbol (for example, a label) has been defined, and the other tests whether a macro-time symbol has been defined. In both cases, the result is -1 if the symbol is defined, and 0 if the symbol is not defined. The two forms are, % ISDEF (symbol) to check a run-time symbol, and, %*ISDEF (%symbol), to check a macro-time symbol

**Repetitive Assembly**

REPEAT is used to assemble one of its parameters a specified number of times. The form is:

%REPEAT (param1) (param2)

For example:

%REPEAT (4) (DW 0 )

is equivalent to:
(Note that in this, and in most examples involving the macro facility, the parentheses are the delimiters of textual parameters, so their placement is critical.)

WHILE is used to assemble one of its parameters a variable number of times, depending on the result of an assembly-time computation to be performed before each repetition. The form is:

%WHILE (param1) (param2)

For example, suppose %nWords has the value 3h. Then the result of:

%WHILE (%nWords GT 0) (%REPEAT (%nWords)
(   DW    %nWords   )   %SET  (nWords, %nWords-1))

is:

DW 3h
DW 3h
DW 3h
DW 2h
DW 2h
DW 1h

When using the control functions REPEAT and WHILE it is sometimes desirable to explicitly terminate expansion. This can be done with EXIT, whose invocation stops the expansion of the enclosing REPEAT, WHILE, or macro. For example, if %n is initially 5, then the expression.

%WHILE(%n GT 0)
(   %REPEAT (%n) (%IF (%n) THEN (%EXIT) FI DW %n   )%SET (n, %n-1))

expands to:

DW 4
DW 4
DW 4
DW 4
DW 2
DW 2
Interactive Assembly (IN and OUT)

The macro capability supports interactive assembly, based on the two functions IN and OUT, which are used, respectively, to read input from the keyboard during assembly and to display information on the video display during assembly. When using IN and OUT, it is important to understand the two-pass nature of the assembler. Since the assembler makes two passes over the text, it expands all macros and macro-time functions twice. This works, but the programmer must take care:

1. that expressions involving macro-time variables generate the same code or data in both passes, and
2. that IN and OUT are not expanded twice.

The programmer may control these effects using the specially defined macro variables PASS1 and PASS2, whose values are:

<table>
<thead>
<tr>
<th></th>
<th>During First Pass</th>
<th>During Second Pass</th>
</tr>
</thead>
<tbody>
<tr>
<td>PASS1</td>
<td></td>
<td>-1</td>
</tr>
<tr>
<td>PASS2</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

Here is an example to illustrate these facilities. Suppose you want to prompt the user for a number at the beginning of an assembly, then use this (input) string later. Do this by inserting, near the beginning of the source, this code:

```assembly
%IF (%PASS1 EQ -1)
    THEN (%OUT (Enter table size in bytes)
           %SET (sTable, %IN)) FI
```

The OUT and IN execute during the first pass only, and the user's input becomes the value of the macro variable sTable; this can later be referred to by %sTable.

Comments

You can write macro-time comments. The format is either:

- `%'text-not-containing-RETURN-or-apostrophe'

or

- `%'text-not-containing-RETURN-or-apostrophe RETURN`

(Here RETURN designates the character generated by the Convergent RETURN key, code 0Ah.) Since the characters of the embedded text of a comment are consumed without any effect, comments may be used to insert extra returns for readability in macro definitions.
Match Operation

The special macro function MATCH is particularly useful for parsing strings during macro processing. It permits its parameters to be divided into two parts: a head and a tail. A simple form is:

\[ \%\text{MATCH} \ (\text{var1, var2}) \ (\text{text}) \]

For example, following the expansion of:

\[ \%\text{MATCH} \ (\text{var1, var2}) \ (\text{a, b, c, d}) \]

The macro variable var1 has the value "a" and var2 the value "b, c, d". This facility might be used together with LEN and WHILE. Consider the expression:

\[ \%\text{WHILE} \ (\%\text{LEN}(\%\text{arg}) \ GT \ 0)(\%\text{MATCH} \ (\text{head, arg})(\%\text{arg}) \ \text{DW} \ \%\text{head} \ )) \]

If \%arg is initially the text 10, 20, 30, 40, then the expansion is:

\begin{align*}
\text{DW} & \ 10 \\
\text{DW} & \ 20 \\
\text{DW} & \ 30 \\
\text{DW} & \ 40 \\
\end{align*}

Advanced Features

The form of MATCH just described, as well as the form of macro definition and call described above, are actually only special cases. In fact the separator between the parameters of MATCH or of a macro can be a user-specified separator other than comma. The remainder of this Section explains this and a number of related advanced features of the macro facility. Most programmers find the macro facilities described above quite sufficient for their needs; what follows can be deferred to a second reading.

The entities manipulated during macro processing are macro identifiers, macro delimiters, and macro parameters.

A *macro identifier* is any string of alphanumeric characters and underscores that begins with an alphabetic character.

A *macro delimiter* is a text string used as punctuation between macro parameters. There are three kinds of macro delimiters:

1. An *identifier delimiter* is the character "@" followed by an identifier.
2. An implicit blank delimiter is any text string made up of the "white space" characters space, RETURN, or TAB.

3. A literal delimiter is any other delimiter. Thus, all the preceding examples have used the comma as a literal delimiter.

A macro parameter is any text string in which parentheses are balanced. The following are valid parameters:

```
xyz
(xyz)
((xyz))((()))
```

whereas the following are not:

```
(
(()
xy)(
```

That is, parentheses are considered balanced if the number of left and right parentheses is the same and, moreover, in reading from left to right there is no intermediate point at which more right than left parentheses have been encountered.

The most general form of macro definition is:

```
%*DEFINE (ident pattern) <locals> (body)
```

where:

1. the "*" is optional (see below for details),
2. ident is a macro identifier as defined above,
3. pattern and body are any balanced strings, and
4. <locals> is optional and, if present, consists of the reserved word LOCAL and a list of macro identifiers separated by spaces.

In all macro definitions illustrated above, the pattern has the form:

```
(id1, id2, ..., idn)
```

and all invocations are of the form:

```
%ident (param1, param2 ..., paramn)
```

Here are examples to illustrate other cases. The definition:
%*DEFINE (DWDW A @AND B)(DW %A
   DW %B)

requires an invocation such as;

%DWDW 1 AND 2

which expands to:

   DW 1
   DW 2

Here the delimiter preceding the formal parameter A and following the formal parameter B is an implicit space. The delimiter between the A and the B is the identifier delimiter @AND.

Bracket and Escape

The macro processor has two special functions, "bracket" and "escape," which are useful in defining invocation patterns and parameters. The bracket function has the form:

%((text))

where text is balanced. The text within the brackets is treated literally. Thus, given the definition:

%*DEFINE (F(A))(%(%F(2)))

the invocation:

   %F(1)

expands to:

   %F(2)

since the %F(2) is embedded within a bracket function and hence not treated as another macro call. Similarly, the definition:

%*DEFINE (DWDW A AND B)(DW %A
   DW %B)

declares three formal parameters A, AND, and B (with implicit blank delimiters), whereas the definition:

%*DEFINE (DWDW A %(AND) B)(DW %A
   DW %B)

treats the AND as a literal delimiter, so that the invocation:

   %DWDW 1AND2

yields the expanded form:
The escape function is useful to bypass requirements for balanced text or to use special characters like "%" or "*" as regular characters.

The form is:

\[
\%\texttt{ntext}
\]

where \( n \) is a digit, 0 to 9, and \( \texttt{text} \) is a string exactly \( n \) characters long. For example, you might define:

\[
\%\texttt{DEFINE (Concat(A,B))(%A%B)}
\]

and invoke this macro by:

\[
\%\texttt{Concat (DW ,%1(3+,4%1))}
\]

yielding the expansion:

\[
\texttt{DW (3+4)}
\]

MATCH Calling Patterns

Generalized calling patterns are applicable to MATCH just as they are to macro definition and invocation. The general form is:

\[
\%\texttt{MATCH(ident1 macrodelimiter ident2)(balancedtext)}
\]

For example, if "arg" is initially:

10 xyz 20 xyz 30

then:

\[
\%\texttt{WHILE (%LEN(%arg) GT 0)(%MATCH(head @xyz arg)(%arg)}
\]

\[
\quad \texttt{DW %head}
\]

expands to:

\[
\texttt{DW 10}
\]

\[
\texttt{DW 20}
\]

\[
\texttt{DW 30}
\]

Processing Macro Invocations

In processing macro invocations, the assembler expands inner invocations as they are encountered. Thus, in the invocation:

\[
\%F(%G(1))
\]
the argument to be passed to F is the result of expanding %G(1). The expansion of inner invocations can be suppressed using the bracket and escape functions. Thus, with both of the invocations:

```plaintext
%F(%(%G(1)))
%F(%5%G(1))
```

it is the literal text %G(1), not the expansion of that text, that is the actual parameter of F.

**Expanded and Unexpanded Modes**

All macro processor functions can be evaluated in either of two modes, expanded and unexpanded. When the function, invocation, or definition is preceded by "%", the mode used is expanded; when preceded by "%*", the mode used is unexpanded. In either case, actual parameters are expanded and substituted for formal parameters within the body of invoked macros. In unexpanded mode, there is no further expansion. In expanded mode, macro processing specified in the body of a macro is also performed. For example, let the macros F and G be defined by:

```plaintext
%*DEFINE(F(X))(%G(%X))
%*DEFINE(G(Y))(%Y+%Y)
```

Then the invocation:

```plaintext
%*F(1)
```

expands to:

```plaintext
%G(1)
```

whereas the invocation:

```plaintext
%F(1)
```

expands to:

```plaintext
1+1
```

**Nested Macro Expansion**

When macro expansion is nested inner expansions are according to the mode they specify; on completion of inner expansions, processing continues in the mode of the outer expansion. An alternate way of saying this is that the parameters of user-defined macros are always processed in expanded mode. The bodies are processed in expanded mode when a "%" invocation is used, and in unexpanded mode when a "%*" invocation is used. It is also possible to invoke built-in functions in either expanded or unexpanded mode. For each built-in function, some arguments are
classified as parameter-like and therefore processed in expanded mode, whereas others are classified as body-like and therefore processed in expanded mode only if the invocation is with "\%".

The complete table follows:

```
DEFINE (p-arg) (b-arg)
EQS (p-arg)
EVAL (p-arg)
GES (p-arg)
GTS (p-arg)
IF (p-arg) THEN (b-arg) ELSE (b-arg)
ISDEF (b-arg)
LEN (b-arg)
LES (p-arg)
LTS (p-arg)
MATCH (p-arg) (b-arg)
METACHAR (p-arg)
NES (p-arg)
OUT (b-arg)
REPEAT (p-arg) (b-arg)
SUBSTR (b-arg, p-arg, p-arg)
WHILE (p-arg)(b-arg)
```

where \( p \text{-arg} \) denotes parameter-like arguments and \( b \text{-arg} \) denotes body-like arguments.

Assembly control directives, explained in section 10, begin with a "$" after a RETURN. If a control is encountered in expanded mode, it is obeyed; otherwise the control is simply treated as text.

A different character can be substituted for the built-in metacharacter "$" by calling the function METACHAR, in the form:

```
%METACHAR (newmetacharacter)
```

The metacharacter should not be a left or right parenthesis an asterisk, an alphanumeric character, or a "white space" character.
You can access all system services from modules written in assembly language. To do so, you must follow certain standard calling conventions, register conventions, and segment/group conventions. If, in addition, you wish to use the system's virtual code management services, you must follow additional virtual code conventions.

Calling Conventions

Here we explain how CTOS™ Operating System services and standard object module procedures are invoked from programs written in assembly language. The following example of a call to the standard object module procedure ReadBsRecord is helpful in understanding this subject. The calling pattern of this procedure, described in detail in the CTOS™ Operating System Manual, is

\[
\text{ReadBsRecord (pBSWA, pBufferRet, sBufferMax \ psDataRet): ErcType}
\]

The Operating System and the standard object modules deal with quantities of many different sizes, ranging from single-byte quantities, such as Boolean flags, to multibyte quantities, such as request blocks and Byte Stream Working Areas. Three of these sizes are special: one byte, two bytes, and four bytes. Only quantities of these sizes are passed as parameters on the stack or returned as results in the registers. When it is necessary to pass a larger quantity as a parameter or to return a larger quantity as a result, a pointer to the larger quantity is used in place of the quantity itself. A pointer is always a 4-byte logical memory address consisting of an offset and segment base address.

For example, ReadBsRecord takes as parameters a pointer to a Byte Stream Work Area (pBSWA), a pointer to a buffer (pBufferRet), a maximum buffer size (sBufferMax), and a pointer to a word containing the size of some data (psDataRet). ReadBsRecord returns an error status of type ErcType. The pointers are all 4-byte quantities, the size is a 2-byte quantity, and the error status is a 2-byte quantity. Suppose that data is allocated by the declarations:

\[
\begin{align*}
\text{sBSWA} & \text{ EQU 130} \\
\text{sBuffer} & \text{ EQU 80} \\
\text{bswa} & \text{ DB sBSWA DUP(?)} \\
\text{buffer} & \text{ DB sBuffer DUP(?)} \\
\text{sData} & \text{ DW ?}
\end{align*}
\]
Then to call ReadBsRecord, it is necessary first to push onto the stack, in order, a pointer to bswa, a pointer to buffer, the size of buffer (the constant sBuffer), and a pointer to sData. If DS contains the segment base address for the segment containing bswa buffer and sData, then this may be done by the code:

```
PUSH DS ;Push the segment base address for bswa
MOV AX, OFFSET ;Set BX to the offset of bswa
PUSH AX ;Push the offset of bswa
PUSH DS ;Ditto for the buffer
MOV AX, sBuffer ;Get the buffer size into a register
PUSH AX ;Push this word onto the stack
PUSH DS ;Push the segment base address
MOV AX, OFFSET sData
PUSH AX ;and then the offset of sData
CALL ReadBsRecord ;Do the call
```

Note that pointers are arranged in memory with the low-order part, the offset, at the lower memory address, and the high-order part, the segment base, at the higher memory address. However, the processor architecture of the Convergent Information Processing System is such that stacks expand from high memory addresses toward low memory addresses; hence the high-order part of a pointer is pushed before the low-order part. Note also that the processor has no instruction that pushes an immediate constant: that is why the constant sBuffer must first be loaded into a register and that register pushed onto the stack. Finally, note that this sample code actually computes the various pointers at run-time. It would also be possible to have the pointers precomputed by adding to the program the declaration:

```
pBSWA DD bswa
 pBuffer DD buffer
 psData DD sData
```

If this were done, then the appropriate calling sequence would be:

```
LES BX, pBSWA
PUSH ES
PUSH BX
LES BX, pBuffer
PUSH ES
PUSH BX
MOV AX, sBuffer
PUSH AX
LES BX, psData
PUSH ES
PUSH BX
CALL ReadBsRecord
```
Note that the LES instruction loads the offset part of the pointer into BX and the segment part into ES in a single instruction.

Object module and system common procedures as well as procedural references to system services must be declared EXTRN and FAR. These declarations may not be embedded in a SEGMENT/ENDS declaration. See line 6 of Figure 11-3.

The result returned by ReadBsRecord is a 2-byte quantity and according to the Convergent calling conventions, is returned in AX. If the result were a 4-byte quantity, the high-order part would be returned in ES and the low-order part in BX.

All of the 4-byte quantities dealt with in this example are pointers. There are many cases in which the Operating System and standard object module procedures deal with 4-byte quantities other than pointers, such as logical file addresses (lfa). It is important to understand that, as far as regards calling and register conventions and stack formats, such 4-byte quantities are dealt with exactly as 4-byte pointers, when they are parameters, the high-order part is pushed first and the low-order part second; when they are results, the high-order part is returned in ES and the low-order part is returned in BX.

There is one additional case, not illustrated by the example of ReadBsRecord. When a parameter is a single byte, such as a boolean flag, two bytes on the stack are actually required, although the high-order byte of these two bytes is not used. Thus the instruction:

PUSH BYTE PTR[BX]

adds two bytes to the stack. One of these bytes is specified by the operand of the PUSH instruction; the other is not set and no reference should be made to it. Similarly, when the result of a function is a single byte, that byte is returned in AL and no reference should be made to the contents of AH.

Register Usage Conventions

When writing in assembly language a call to a standard object module procedure or to the Operating System, be aware of the Convergent standard register conventions. The contents of CS, DS, SS, SP, and BP are preserved across calls: they are the same on the return as they were just prior to the pushing of the first argument. It is assumed that SS and SP point, respectively, to the base of the stack and the top of the stack, and this stack will, in general, be used by the called service. (Do not put temporary variables in the stack area below SS.SP; see "Interrupts and the Stack" below for details.) These conventions place no particular requirement on the contents of BP unless virtual code segment management services are being used. (See
"Virtual Code Segment Management and Assembly Code" below for details of BP usage with virtual code.) The other registers and the flags are not automatically preserved across calls to the Operating System or the standard object module procedures. Any other registers which must be saved in a particular application must be saved explicitly by the caller. Although there is not an absolute requirement that these register usage conventions be followed in parts of an application that do not call standard Convergent services, failing to follow them is not recommended in the Convergent programming environment.

Segment and Group Conventions

Main Program

A main program module written in assembly language must declare its stack segment and starting address in a special way. This is illustrated in the sample module of Figure 11-2. In particular:

- The stack segment must have the combine type Stack. (See line 22.)
- The starting address must be specified in the END statement. (See line 27.)

When the program is run, the Operating System performs the following steps:

- It loads the program.
- It initializes SS to the segment base address of the program's stack.
- It initializes SP to the top of the stack.
- It transfers control to the starting address with interrupts enabled.

SS and DS When Calling Object Module Procedures

If the program calls Convergent object module procedures, there are additional requirements. The program format used in Figure 11-2 does not suffice. A correct program is given Figure 11-3, illustrating the following points:

- The stack segment must have segment name Stack, combine type Stack, and classname 'Stack'. See line 44.
- Although not required, it is standard practice that user code be contiguous in memory with Convergent code and that code be at the front of the memory image. This is achieved if all
code segments have classname 'Code' and this class is mentioned before any other in the module. See lines 11-12.

- It is desirable to avoid forward references to constants. It is also standard, though not required, to make user constants contiguous with Convergent constants in the memory image and to locate constants directly after code. You can achieve both goals by giving all constant segments the classname 'Const' and by mentioning this classname before any other save 'Code'. See lines 17-22

- It is desirable to avoid forward references to data. It is also standard, though not required, to make user data contiguous with Convergent data in the memory image, and to locate data directly after constants. You can achieve both goals by giving all data segments the classname 'Data' and by mentioning this classname before any others save 'Code' and 'Const'. See lines 27-36. Note that EXTRN declarations for data declared in object module procedures must be embedded in the data SEGMENT/ENDS declarations.

- At any time that a call is made to an object module procedure, DS and SS must contain the segment base address of a special group named DGroup. This group contains the Data Const, and Stack segments, and is declared as illustrated in line 53. In addition, at the time of a call to an object module procedure, SP must address the top of a stack area to be used by the called procedure. A correct initialization of SS, SP and DS is illustrated in lines 62-68. These values need not be maintained constantly, but, if they are changed, they should be restored (using the appropriate top of stack value in SP if it has changed) for any call to an object module procedure. Note that the Operating System's interrupt handlers save the user registers by pushing them onto the stack defined by SS:SP. Therefore, some valid stack must be defined at all times that interrupts are enabled.

**Interrupts and the Stack**

If interrupts are enabled, interrupt routines use the stack as defined by SS and SP. Therefore you should never, even temporarily, put data in the stack segment at a memory address less than SS:SP.

**Use of Macros**

The instructions to set up parameters on the stack before a call and to examine the result on return have a number of cases, as discussed above. The instructions that must be executed differ slightly according to whether a parameter is in a register, a static variable, an immediate constant, a word, or a doubleword. If you are programming a particular assembly module in which not all of this variability occurs, it may be simplest
to program the required calling sequences just once, to include them in your program as macro definitions, and to invoke them using the assembler’s macro expansion capability.

For example, the procedural interface to the Write operation is given in the CTOS™ Operating System Manual as;

Write (fh, pBuffer, sBuffer, lfa, psDataRet): ErcType

where fh and sBuffer are 2-byte quantities and pBuffer, lfa, and psDataRet are 4-byte quantities. The corresponding external declaration and macro definition would be;

EXTRN    Write:  FAR
%*DEFINE(Write(fh pBuffer sBuffer lfa psDataRet))
(PUSH  %fh
PUSH  WORD PTR %pBuffer[2]
PUSH  WORD PTR %pBuffer[0]
PUSH  %sBuffer
PUSH  WORD PTR %lfa[2]
PUSH  WORD PTR %lfa[0]
PUSH  WORD PTR %psDataRet[2]
PUSH  WORD PTR %psDataRet[0]
CALL  Write
)

Note that the 4-byte quantities are treated slightly differently from the 2-byte quantities, requiring first a PUSH of the high-order word, then a PUSH of the low-order word.

Here is an example of the use of this macro with "static" actual parameters:

fh1        DW    ?
buffer     DB    512 DUP(?)
sBuf       DW    SIZE buffer
pBuf       DD    buffer
lfa1       DD    ?
sDataRet   DW    ?
psDataRet  DD    sDataRet

;code to initialize fh1, buffer, and lfa1

%Write(fh pBuffer sBuffer lfa psDataRet)

You might, instead, want to invoke this macro with actual parameters on the stack. Suppose that the quantities rbfh1, rbsBuf, rbpBuf, rblfa1, and rbpsData are on the stack and that
the top of stack pointer is in register BX. Here is a sample invocation:

```
rbfh1  EQU   -6
rbsBuf EQU   -8
rbpBuf EQU   -10
rblfa1 EQU   -14
rbpsDat EQU   -18
%Write([BP+rbfh1] [BP+rbpBuf]
[BP+rbsBuf] [BP+rblfa1]
[BP+rbpsData])
```

**Virtual Code Segment Management and Assembly Code**

The virtual code segment management services of the Convergent Information Processing System permit the programmer to configure a program (written in any of the Convergent compiled languages, in assembly language, or in a mixture of these) into overlays. Although data cannot be overlaid with these services, code can be overlaid. Moreover, the run-time operations whereby code overlays are read into memory and discarded from memory are entirely automatic. The programmer need only specify, when linking the program, which modules are to be overlaid, and need make no change to the program apart from inserting at its start a single procedure call to initialize virtual code segment management services. (See the CTOS™ Operating System Manual for details.)

The correct automatic operation of the virtual code facility requires certain assumptions about stack formats and register usage in the run-time environment to be satisfied. These assumptions are automatically satisfied by the compiled languages of the Convergent System; however, the assembly language programmer must follow some simple rules if virtual code segment management is to be used. If a program contains no calls to overlaid modules from assembly language code or from procedures called from assembly language code, then the presence of assembly language code in the program has no affect on the operation of virtual code segment management services. In this case, there are no additional rules that the assembly language programmer must follow.

An overlay fault is defined as a call to or return to an overlaid module that is not in memory. An overlay fault automatically invokes virtual code segment management services to read the required overlay into memory and possibly to discard one or more other overlays from memory. The virtual code segment management services do this, in part, by examining the run-time stack. Therefore, if there are control paths in a program such that the stack may contain entries created by assembly language code when an overlay fault occurs, the assembly language programmer is subject to additional rules. These are the rules:
1. The register usage conventions discussed earlier must be followed. The intervention of virtual code segment management services preserves the registers SS, SP, DS, and BP, and, if an overlay fault occurs during the return from a function, preserves registers AX, BX, and ES where results may be returned. Other registers are not, in general, preserved, and therefore cannot be used to contain parameters or return results.

2. The stack segment must be named STACK and must be part of DGroup. (If a program is a mixture of assembly language code and compiled code, and all code shares the same stack, this happens automatically; if a main program is written in assembly language, it must be done explicitly. See the example of an assembly language main program for details.)

3. All procedures must be declared using the PROC and ENDP directives. Procedure bodies may not overlap. That is, the pattern:

   Outer   PROC    FAR
   ;Code of Outer
   Inner   PROC    FAR
   ;Code of Inner
   Inner   ENDP
   ;More code of Outer
   Outer   ENDP

   is not permitted and must be replaced by the pattern

   Outer   PROC    FAR
   ;Code of Outer
   ;More code of Outer
   Outer   ENDP
   Inner   PROC    FAR
   ;Code of Inner
   Inner   ENDP

   Note that this is only a restriction on syntactic nesting; there is no restriction on nested calls, and Outer can, in any case, contain calls to Inner.

4. If all of these conventions are followed, then when control enters an assembly language procedure, the most recent entry on the stack is the return address. In addition to preserving the value of BP, as discussed above, the procedure must push this value of BP onto the stack before it makes any nested call. No values may be pushed onto the stack between the return address and the pushed BP. This convention enables the virtual code segment management services to scan the stack during an overlay fault; its violation is not detected as an error but causes the overlaid program to fail.
in unpredictable ways. Naturally, the pushed BP must be popped during the procedure's exit sequence.

5. All code must be in a class named CODE.

6. The SEG operator may not be used on an operand in class CODE nor in any segment that is part of an overlay. In particular, an instruction such as:

\[
\text{MOV AX, SEG Procedure}
\]

is not permitted.

7. If a procedural value (that is, a value that points to a procedure) is to be constructed, this must be done in a class other than CODE by either:

\[
pProc DD Procedure
\]

or:

\[
pProc DW Procedure
\]

\[
\text{DW SEG Procedure}
\]

Such procedural values do not point directly at the procedure (since the procedure may be in an overlay), but at a special resident transfer vector created by the Linker. Such a procedural value may be invoked by the code:

\[
\text{CALL DWORD PTR pProc}
\]

8. If a procedure is known to be resident, and it is desired to address, not its entry in the resident transfer vector, but the procedure code directly, this may be done using, in place of SEG and OFFSET, the operators RSEG and ROFFSET. If RSEG or ROFFSET is applied to a value in an overlay, an error is detected during linking.

**System Programming Notes**

The rest of this Section describes some of the algorithms and data structures that make up the virtual code segment management facility. An understanding of these details is not needed by the user of the virtual code segment management facility--they are included for the information of the system programmer desiring a model of the internal workings of the virtual code segment management facility.

When you invoke the Linker, if you specify the use of overlays, then the Linker creates in the run file a special segment in the resident part of the program called the statics segment. This segment contains a transfer vector (an array of 5-byte entries called stubs with one stub for each public procedure in the
A stub consists of one byte containing an operation code, either JUMP or CALL, and four bytes containing a long address. The Linker notes each call to a public procedure in an overlaid program and transforms it to an intersegment indirect call through the address part of the corresponding stub.

The contents of the address part of a stub for a procedure which is in memory (i.e., either resident or overlaid but currently swapped in) is the actual starting address of the procedure; thus the call of such a procedure is slower than it would be in a nonoverlaid program by only one memory reference.

The contents of the address part of a stub for a procedure not in memory is the address of a procedure in the virtual code segment management facility. Thus a call of such a procedure actually transfers to the virtual code segment management facility. Such a call of the virtual code segment management facility is a "call fault." When a call fault occurs, the virtual code segment management facility reads the needed overlay into the swap buffer. Before control is transferred to the called procedure, two other steps are taken.

1. The address in all stubs for procedures in the overlay is changed to the swapped-in address of the procedure.

2. If some overlays had to be deleted from the swap buffer to make room for the new overlay, the stubs for their procedures reset to the address of the procedure in the virtual code segment management facility that deals with call faults. (It is possible for an overlay to be deleted from memory even though control is nested within it—i.e., even though a return into it is pushed onto the stack. This situation is handled properly: all such stacked return addresses are modified to be the address of a procedure in the virtual code segment management facility that subsequently swaps the overlay back into memory when a "return fault" occurs.)

The user will observe that, in the preceding discussion, no use is made of the first byte of a stub the operation code. This byte is, in fact, only used for calls of procedural values. The virtual code segment management facility arranges that the operation code is a jump instruction for an overlay in memory; thus an invocation of a procedural argument for such a procedure results in a call to a jump instruction which then transfers control to the procedure. The virtual code segment management facility arranges that the operation code for an overlay not in memory is a call; since the address part of such a stub is the address of the virtual code segment management facility, the invocation of such a procedure results instead in the activation of the virtual code segment management facility.
10 ASSEMBLY CONTROL DIRECTIVES

The Convergent assembly language contains facilities to control the format of the assembly listing and to sequence the reading of "included" source files. These facilities are invoked by assembly control directives. Assembly control directives must occur on one or more separate lines within the source (i.e., not intermixed on the same line as other source code). An assembly control line must begin with the character "$". Such a line may contain one or more controls, separated by spaces. Here is an example:

$TITLE(Parse Table Generator) PAGEWIDTH(132) EJECT

The meanings of the individual controls are described below.

EJECT

The control line containing EJECT begins a new page.

GEN

All macro calls and macro expansions, including intermediate levels of expansion, appear in the listing.

Nogen

Only macro calls, not expansions, are listed. However, if an expansion contains an error, it is listed.

GENONLY

Only the final results of macro expansion, and not intermediate expansions or calls, are listed. This is the default mode.

INCLUDE (file)

Subsequent source lines are read from the specified file until the end of the file is reached. At the end of the included file, source input resumes in the original file just after the INCLUDE control line.

LIST

Subsequent source lines appear in the listing.

NOLIST

Subsequent source lines do not appear in the listing.

PAGELENGTH (n)

Pages of the listing are formatted n lines long.
PAGEWIDTH \( (n) \)

Lines of the listing are formatted a maximum of \( n \) characters wide.

PAGING

The listing is separated into numbered pages. This is the default.

NOPAGING

The listing is continuous, with no page breaks inserted.

SAVE

The setting of the LIST/NOLIST flag and the GEN/NOGEN/GENONLY flag is stacked, up to a maximum nesting of 8.

RESTORE

The last SAVEd flags are restored.

TITLE \( (text) \)

The \textit{text} is printed as a heading on subsequent listing pages. The default title is the null string. The \textit{text} must have balanced parentheses. (See Section 8 for details.)

Using a Printer with Assembly Listings

The listing produced by the assembler is paginated with titles and page numbers. Since the entire page image is formatted in such a listing, it should be printed by APPENDING or COPYing to [Lpt] rather than with the Executive's PRINT command. (The PRINT command can be used to print such a listing, but only by overriding many of its default values; these values were chosen to make the printing of text files created with the Editor most convenient.)
11 SAMPLE ASSEMBLER MODULES

This section contains three complete sample assembler modules. The first, Figure 11-1, is a source module of the assembler itself. It is the module that translates the assembler's internal error numbers into textual error messages.

The second module Figure 11-2, is a skeleton of a "standalone" assembler main program, and illustrates how the run-time stack is allocated in an assembler module. This example follows a bare minimum of the standard system conventions and does not link properly to standard object module procedures.

The third module, Figure 11-3, is an assembler main program compatible with Convergent conventions and linkable with standard object module procedures, as described above in Section 9, "Accessing Standard Services from Assembly Code."
Error message module for the assembler. Suitable for loading into an overlay in order to save space in the resident.

PUBLIC PassFromErc
; Pass = PassFromErc(err, upArrow)
; Given an error code in DS:[BP+8] (1st arg).
; Returns ES:BX = pointer to 0-terminated ascii string.
; Stores flag indicating whether uparrow is to accompany error message in location pointed at by DS:[BP+6] (2nd arg.)

; Define the segments we are going to use. Do this here to get them in the desired physical order.
; The storage layout consists of the procedure code followed by a packed group of ascii strings, followed by two parallel arrays.

AsmErr SEGMENT WORD PUBLIC 'CODE'
; Segment for the code of PassFromErc
AsmErr ENDS

AsmErr1 SEGMENT WORD PUBLIC 'ERRORS'
; Segment for the ascii text of messages
AsmErr1 ENDS

AsmErr2 SEGMENT WORD PUBLIC 'ERRORS'
; Segment for offsets to text, indexed by err
rgRaRgch LABEL WORD
AsmErr2 ENDS

AsmErr3 SEGMENT WORD PUBLIC 'ERRORS'
; Segment for array of #uparrow flags, indexed by err
rgUpArrow LABEL BYTE
AsmErr3 ENDS

; Address everything in this module thru CS: (which points to the base of ErrGroup)
ErrGroup GROUP AsmErr, AsmErr1, AsmErr2, AsmErr3

AsmErr SEGMENT
ASSUME CS:ErrGroup

PassFromErc PROC FAR
; Procedure entry point
PUSH BP
MOV BP, SP
; Save callers BP, set up local frame pointer
MOV BX,[BP+8]
; BX = err
CMP BX, errMax
; Compare against maximum error #
JG Q1
MOV BX, errMax-1
; Too big: use "Internal error" message

Q1:
MOV AL, #upArrow[BX]
MOV DI,[BP+12]
; Fetch uparrow flag for this err
MOV DI,[BP+16]
; Fetch DI relative pointer to where he wanted it stored
MOV DL, DI
; Store it
SRL BX, 1
MOV BX, #rRaRgch[BX]
; BX = err# so as to index array of words
MOV AX, CS
MOV ES, AX
; Fetch CS relative offset to error message text
POP BP
; Return segment of text in ES
RET 4H
; Restore callers BP
; (Jump args from stack and return

PassFromErc ENDP

Figure 11-1. Error Message Module Program. (Page 1 of 3.)
Figure 11-1. Error Message Module Program. (Page 2 of 3.)
Figure 11-1. Error Message Module Program. (Page 3 of 3.)

%Err(0.29, Too many SEGMENTS)
%Err(0.30, Too many GROUP members)
%Err(0.31, SEGMENT nesting too deep)
%Err(0.32, Invalid destination operand)
%Err(0.34, Operand must be a BYTE, WORD or DWORD)
%Err(0.35, Operands not reachable thru segment registers)
%Err(0.36, Too little space reserved due to forward reference)
%Err(0.37, Invalid combination of index and base registers)
%Err(0.38, Invalid types of operands for this instruction)
%Err(0.39, May not move immediate value to segment register)
%Err(0.40, Invalid shift count)
%Err(0.41, NET outside of PROC/ENDP)
%Err(0.42, Operand must be NEAR or FAR)
%Err(0.43, NEAR jump to different ASSUME CS)
%Err(0.44, Conditional jump to FAR label)
%Err(0.45, SHORT jump to further away than 128 bytes)
%Err(0.46, Segment size exceeds 64K bytes)
%Err(0.47, No END statement or open SEGMENT/ENDS PROC/ENDP)
%Err(1.48, Missing right ‘%’)
%Err(1.49, Invalid character following the Metacharacter)
%Err(1.50, Invalid control)
%Err(1.51, Undefined macro or control)
%Err(1.52, Invalid call pattern)
%Err(1.53, Invalid pattern argument to MATCH)
%Err(1.54, Invalid LOCAL symbol definition)
%Err(0.55, Macro or INCLUDE nesting level too deep)
%Err(0.56, Invalid PAGEWIDTH or PAGELENGTH)
%Err(0.57, SAVE/RESTORE nesting level too deep)
%Err(0.58, RESTORE without matching SAVE)
%Err(0.59, Attempt to redefine builtin function)
%Err(0.60, Macro attempts to redefine itself)
%Err(0.61, Instruction always uses ES, may not be overridden)
%Err(0.62, May not index NEAR or FAR expression)
%Err(0.63, Attempt to divide or MOD by 0)
%Err(0.64, Two memory operands are illegal)
%Err(1.65, DUP factor must be positive integer)
%Err(0.66, Internal Error #2)

Assembler ENDS
END
Figure 11-2. Standalone Main Program.
Figure 11-3. Convergent-Compatible Main Program. (Page 1 of 3.)
Figure 11-3. Convergent-Compatible Main Program. (Page 2 of 3.)
Figure 11-3. Convergent-Compatible Main Program. (Page 3 of 3.)
Appendix A: INSTRUCTION SET

Table A-3 lists the instruction set in numeric order of instruction code. Table A-4 lists the instruction set in alphabetical order of instruction mnemonic. This instruction set is described in detail in the Central Processing Unit.

Legend

Each table contains seven columns.

The column labeled "Op Cd" is the operand code. "Memory Organization" is explained in Section 6. The "Instruction" column is the instruction mnemonic. The "Operand," if there is one, is the operand acted upon by the instruction.

The "Summary" column contains a brief summary of each instruction. Parentheses surrounding an item means "the contents of." For example, "(EA)" means "the contents of memory location EA," and "(SS)" means "the contents of register SS." The infix operators (+, -, OR, XOR, etc.) denote the standard arithmetic or logical operation. CMP denotes a subtraction wherein the result is discarded and only the values of the flags are changed. "TEST" denotes a logical "AND" wherein the result is discarded and only the values of the flags are changed.

The "clocks" column is the clock time for each instruction. (See Table A-1 below.) Where two clock times are given in the conditional instructions, the first is the time if the jump (or loop) is performed, and the second if it is not. In all instructions with memory (EA) as one of the operands, a second clock time is given in parentheses. This is because in all these instructions memory may be replaced by a register. In such cases, the faster clock time applies. Where repetitions are possible, a second clock time is also given in parentheses, in the form "x+y/rep", where "x" is the base clock time, "y" is the clock time to be added for each repetition, and "rep" is the number of repetitions.

The "flags" column enumerates the flag conditions, according to this code:

S = set (to 1)
C = cleared (to 0)
X = altered to reflect operation result
U = undefined (code should not rely on these values)
R = replaced from memory (e.g., POPF)
blank = unaffected
These are the flags:

0 = Overflow flag
D = Direction flag
1 = Interrupt-enable flag
T = Trap flag
S = Sign flag
Z = Zero flag
A = Auxiliary Carry flag
P = Parity flag
C = Carry flag

These symbols are used in the tables:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>bAddr</td>
<td>16-bit offset within a segment of a word (addressed without use of base or indexing)</td>
</tr>
<tr>
<td>bData</td>
<td>byte immediate constant</td>
</tr>
<tr>
<td>bEA</td>
<td>effective address of a byte</td>
</tr>
<tr>
<td>bREG</td>
<td>8-bit register (AH, AL, BH, CH, CL, DH, or DL)</td>
</tr>
<tr>
<td>CF</td>
<td>value (0 or 1) of the carry flag</td>
</tr>
<tr>
<td>Ext(b)</td>
<td>word obtained by sign extending byte b</td>
</tr>
<tr>
<td>FLAGS</td>
<td>values of the various flags</td>
</tr>
<tr>
<td>off</td>
<td>16-bit offset within a segment</td>
</tr>
<tr>
<td>Sign(w)</td>
<td>word of all 0's if w is positive, all 1's if w is negative</td>
</tr>
<tr>
<td>sba</td>
<td>segment base address</td>
</tr>
<tr>
<td>SR</td>
<td>segment register (CS, DS, ES, or SS)</td>
</tr>
<tr>
<td>wAddr</td>
<td>16-bit offset within a segment of a word (addressed without use of base or indexing)</td>
</tr>
<tr>
<td>wData</td>
<td>word immediate constant</td>
</tr>
<tr>
<td>wEA</td>
<td>effective address of a word</td>
</tr>
<tr>
<td>wREG</td>
<td>16-bit register (AX, BX, CX, DX, SP, BP, SI, or DI)</td>
</tr>
</tbody>
</table>
Effective Address (EA) calculation time is according to Table A-1 below:

<table>
<thead>
<tr>
<th>EA Components</th>
<th>Clocks*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Displacement only</td>
<td>6</td>
</tr>
<tr>
<td>Base or Index only</td>
<td>5</td>
</tr>
<tr>
<td>Displacement</td>
<td></td>
</tr>
<tr>
<td>+</td>
<td>9</td>
</tr>
<tr>
<td>Base or Index</td>
<td></td>
</tr>
<tr>
<td>+</td>
<td></td>
</tr>
<tr>
<td>Base</td>
<td>7</td>
</tr>
<tr>
<td>+</td>
<td></td>
</tr>
<tr>
<td>Index</td>
<td>8</td>
</tr>
<tr>
<td>Displacement</td>
<td></td>
</tr>
<tr>
<td>+</td>
<td></td>
</tr>
<tr>
<td>Base</td>
<td>11</td>
</tr>
<tr>
<td>+</td>
<td></td>
</tr>
<tr>
<td>Index</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Add two clocks for segment override. Add four clocks for each 16-bit word transfer with an odd address.
Alternate Mnemonics

These instructions have synonymous alternate mnemonics:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Synonym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>JA</td>
<td>JNBE</td>
<td>Jump if not below or equal</td>
</tr>
<tr>
<td>JAE</td>
<td>JNB</td>
<td>Jump if not below</td>
</tr>
<tr>
<td>JAE</td>
<td>JNC</td>
<td>Jump if not carry</td>
</tr>
<tr>
<td>JB</td>
<td>JNAE</td>
<td>Jump if not above or equal</td>
</tr>
<tr>
<td>JB</td>
<td>JC</td>
<td>Jump if carry</td>
</tr>
<tr>
<td>JBE</td>
<td>JNA</td>
<td>Jump if not above</td>
</tr>
<tr>
<td>JG</td>
<td>JNLE</td>
<td>Jump if not less or equal</td>
</tr>
<tr>
<td>JGE</td>
<td>JNL</td>
<td>Jump if not less</td>
</tr>
<tr>
<td>JL</td>
<td>JNGE</td>
<td>Jump if not greater or equal</td>
</tr>
<tr>
<td>JLE</td>
<td>JNG</td>
<td>Jump if not greater</td>
</tr>
<tr>
<td>JNZ</td>
<td>JNE</td>
<td>Jump if not equal</td>
</tr>
<tr>
<td>JPE</td>
<td>JP</td>
<td>Jump if parity</td>
</tr>
<tr>
<td>JPO</td>
<td>JNP</td>
<td>Jump if no parity</td>
</tr>
<tr>
<td>JZ</td>
<td>JE</td>
<td>Jump if equal</td>
</tr>
<tr>
<td>LOOPNZ</td>
<td>LOOPNE</td>
<td>Loop (CX) times while not equal</td>
</tr>
<tr>
<td>LOOPZ</td>
<td>LOOPE</td>
<td>Loop (CX) times while equal</td>
</tr>
<tr>
<td>REPZ</td>
<td>REP</td>
<td>Repeat string operation</td>
</tr>
<tr>
<td>REPZ</td>
<td>REPE</td>
<td>Repeat string operation while equal</td>
</tr>
<tr>
<td>REPNZ</td>
<td>REPNE</td>
<td>Repeat while (CX) ≠ 0 and (ZF) = 1</td>
</tr>
<tr>
<td>SHL</td>
<td>SAL</td>
<td>Byte shift EA left 1 bit</td>
</tr>
<tr>
<td>Op Cd</td>
<td>Memory Organization</td>
<td>Instruction</td>
</tr>
<tr>
<td>-------</td>
<td>---------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>00</td>
<td>MOD REGR/M</td>
<td>ADD</td>
</tr>
<tr>
<td>01</td>
<td>MOD REGR/M</td>
<td>ADD</td>
</tr>
<tr>
<td>02</td>
<td>MOD REGR/M</td>
<td>ADD,REG</td>
</tr>
<tr>
<td>03</td>
<td>MOD REGR/M</td>
<td>ADD,REG,wEA</td>
</tr>
<tr>
<td>04</td>
<td>MOD REGR/M</td>
<td>ADD</td>
</tr>
<tr>
<td>05</td>
<td>MOD REGR/M</td>
<td>ADD</td>
</tr>
<tr>
<td>06</td>
<td>MOD REGR/M</td>
<td>PUSH</td>
</tr>
<tr>
<td>07</td>
<td>MOD REGR/M</td>
<td>POP</td>
</tr>
<tr>
<td>08</td>
<td>MOD REGR/M</td>
<td>OR</td>
</tr>
<tr>
<td>09</td>
<td>MOD REGR/M</td>
<td>OR</td>
</tr>
<tr>
<td>10</td>
<td>MOD REGR/M</td>
<td>OR,REG</td>
</tr>
<tr>
<td>11</td>
<td>MOD REGR/M</td>
<td>OR,REG,wEA</td>
</tr>
<tr>
<td>12</td>
<td>MOD REGR/M</td>
<td>ADD</td>
</tr>
<tr>
<td>13</td>
<td>MOD REGR/M</td>
<td>ADD</td>
</tr>
<tr>
<td>14</td>
<td>MOD REGR/M</td>
<td>PUSH</td>
</tr>
<tr>
<td>15</td>
<td>MOD REGR/M</td>
<td>POP</td>
</tr>
<tr>
<td>16</td>
<td>MOD REGR/M</td>
<td>SBB</td>
</tr>
<tr>
<td>17</td>
<td>MOD REGR/M</td>
<td>SBB</td>
</tr>
<tr>
<td>18</td>
<td>MOD REGR/M</td>
<td>SBB,REG</td>
</tr>
<tr>
<td>19</td>
<td>MOD REGR/M</td>
<td>SBB,REG,wEA</td>
</tr>
<tr>
<td>20</td>
<td>MOD REGR/M</td>
<td>SBB</td>
</tr>
<tr>
<td>21</td>
<td>MOD REGR/M</td>
<td>SBB</td>
</tr>
<tr>
<td>22</td>
<td>MOD REGR/M</td>
<td>PUSH</td>
</tr>
<tr>
<td>23</td>
<td>MOD REGR/M</td>
<td>POP</td>
</tr>
<tr>
<td>24</td>
<td>MOD REGR/M</td>
<td>AND</td>
</tr>
<tr>
<td>25</td>
<td>MOD REGR/M</td>
<td>AND</td>
</tr>
<tr>
<td>26</td>
<td>MOD REGR/M</td>
<td>AND</td>
</tr>
<tr>
<td>27</td>
<td>MOD REGR/M</td>
<td>AND</td>
</tr>
<tr>
<td>28</td>
<td>MOD REGR/M</td>
<td>AND</td>
</tr>
<tr>
<td>29</td>
<td>MOD REGR/M</td>
<td>AND</td>
</tr>
<tr>
<td>30</td>
<td>MOD REGR/M</td>
<td>CS</td>
</tr>
<tr>
<td>31</td>
<td>MOD REGR/M</td>
<td>SUB</td>
</tr>
<tr>
<td>32</td>
<td>MOD REGR/M</td>
<td>SUB</td>
</tr>
<tr>
<td>33</td>
<td>MOD REGR/M</td>
<td>SUB</td>
</tr>
<tr>
<td>34</td>
<td>MOD REGR/M</td>
<td>SUB</td>
</tr>
<tr>
<td>35</td>
<td>MOD REGR/M</td>
<td>SUB</td>
</tr>
<tr>
<td>36</td>
<td>MOD REGR/M</td>
<td>SUB</td>
</tr>
<tr>
<td>37</td>
<td>MOD REGR/M</td>
<td>AAA</td>
</tr>
<tr>
<td>38</td>
<td>MOD REGR/M</td>
<td>CMP</td>
</tr>
<tr>
<td>39</td>
<td>MOD REGR/M</td>
<td>CMP</td>
</tr>
<tr>
<td>40</td>
<td>MOD REGR/M</td>
<td>CMP</td>
</tr>
<tr>
<td>Op Cd</td>
<td>Memory Organization</td>
<td>Instruction</td>
</tr>
<tr>
<td>-------</td>
<td>----------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>3B</td>
<td>MOD REGR/M</td>
<td>CMP</td>
</tr>
<tr>
<td>3C</td>
<td>CMP</td>
<td>AL,bData</td>
</tr>
<tr>
<td>3D</td>
<td>CMP</td>
<td>AX,wData</td>
</tr>
<tr>
<td>3E</td>
<td>DS:</td>
<td></td>
</tr>
<tr>
<td>3F</td>
<td>AAS</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>INC</td>
<td>AX</td>
</tr>
<tr>
<td>41</td>
<td>INC</td>
<td>CX</td>
</tr>
<tr>
<td>42</td>
<td>INC</td>
<td>DX</td>
</tr>
<tr>
<td>43</td>
<td>INC</td>
<td>BX</td>
</tr>
<tr>
<td>44</td>
<td>INC</td>
<td>SP</td>
</tr>
<tr>
<td>45</td>
<td>INC</td>
<td>BP</td>
</tr>
<tr>
<td>46</td>
<td>INC</td>
<td>SI</td>
</tr>
<tr>
<td>47</td>
<td>INC</td>
<td>DI</td>
</tr>
<tr>
<td>48</td>
<td>DEC</td>
<td>AX</td>
</tr>
<tr>
<td>49</td>
<td>DEC</td>
<td>CX</td>
</tr>
<tr>
<td>4A</td>
<td>DEC</td>
<td>DX</td>
</tr>
<tr>
<td>4B</td>
<td>DEC</td>
<td>BX</td>
</tr>
<tr>
<td>4C</td>
<td>DEC</td>
<td>SP</td>
</tr>
<tr>
<td>4D</td>
<td>DEC</td>
<td>BP</td>
</tr>
<tr>
<td>4E</td>
<td>DEC</td>
<td>SI</td>
</tr>
<tr>
<td>4F</td>
<td>DEC</td>
<td>DI</td>
</tr>
<tr>
<td>50</td>
<td>PUSH</td>
<td>AX</td>
</tr>
<tr>
<td>51</td>
<td>PUSH</td>
<td>CX</td>
</tr>
<tr>
<td>52</td>
<td>PUSH</td>
<td>DX</td>
</tr>
<tr>
<td>53</td>
<td>PUSH</td>
<td>BX</td>
</tr>
<tr>
<td>54</td>
<td>PUSH</td>
<td>SP</td>
</tr>
<tr>
<td>55</td>
<td>PUSH</td>
<td>BP</td>
</tr>
<tr>
<td>56</td>
<td>PUSH</td>
<td>SI</td>
</tr>
<tr>
<td>57</td>
<td>PUSH</td>
<td>DI</td>
</tr>
<tr>
<td>58</td>
<td>POP</td>
<td>AX</td>
</tr>
<tr>
<td>59</td>
<td>POP</td>
<td>CX</td>
</tr>
<tr>
<td>5A</td>
<td>POP</td>
<td>DX</td>
</tr>
<tr>
<td>5B</td>
<td>POP</td>
<td>BX</td>
</tr>
<tr>
<td>5C</td>
<td>POP</td>
<td>SP</td>
</tr>
<tr>
<td>5D</td>
<td>POP</td>
<td>BP</td>
</tr>
<tr>
<td>5E</td>
<td>POP</td>
<td>SI</td>
</tr>
<tr>
<td>5F</td>
<td>POP</td>
<td>DI</td>
</tr>
<tr>
<td>60</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>61</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>62</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>63</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>65</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>66</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>67</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>68</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>69</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>6A</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>6B</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>6C</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>6D</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>6E</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>6F</td>
<td>(not used)</td>
<td></td>
</tr>
<tr>
<td>70</td>
<td>JO</td>
<td>bDISP</td>
</tr>
<tr>
<td>71</td>
<td>JNO</td>
<td>bDISP</td>
</tr>
<tr>
<td>72</td>
<td>JB</td>
<td>bDISP</td>
</tr>
<tr>
<td>73</td>
<td>JAE</td>
<td>bDISP</td>
</tr>
<tr>
<td>74</td>
<td>JS</td>
<td>bDISP</td>
</tr>
<tr>
<td>75</td>
<td>JNZ</td>
<td>bDISP</td>
</tr>
<tr>
<td>Op Cd</td>
<td>Memory Organization</td>
<td>Instruction</td>
</tr>
<tr>
<td>-------</td>
<td>---------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>76</td>
<td>JBE</td>
<td>bDISP</td>
</tr>
<tr>
<td>77</td>
<td>JA</td>
<td>bDISP</td>
</tr>
<tr>
<td>78</td>
<td>JS</td>
<td>bDISP</td>
</tr>
<tr>
<td>79</td>
<td>JNS</td>
<td>bDISP</td>
</tr>
<tr>
<td>7A</td>
<td>JPE</td>
<td>bDISP</td>
</tr>
<tr>
<td>7F</td>
<td>JFO</td>
<td>bDISP</td>
</tr>
<tr>
<td>7C</td>
<td>JL</td>
<td>bDISP</td>
</tr>
<tr>
<td>7D</td>
<td>JGE</td>
<td>bDISP</td>
</tr>
<tr>
<td>7E</td>
<td>JLE</td>
<td>bDISP</td>
</tr>
<tr>
<td>7F</td>
<td>JG</td>
<td>bDISP</td>
</tr>
<tr>
<td>80</td>
<td>MOD 000 R/M</td>
<td>ADD bEA,bData</td>
</tr>
<tr>
<td>80</td>
<td>MOD 001 R/M</td>
<td>OR bEA,bData</td>
</tr>
<tr>
<td>80</td>
<td>MOD 010 R/M</td>
<td>ADC bEA,bData</td>
</tr>
<tr>
<td>80</td>
<td>MOD 011 R/M</td>
<td>SBB bEA,bData</td>
</tr>
<tr>
<td>80</td>
<td>MOD 100 R/M</td>
<td>AND bEA,bData</td>
</tr>
<tr>
<td>80</td>
<td>MOD 101 R/M</td>
<td>SUB bEA,bData</td>
</tr>
<tr>
<td>80</td>
<td>MOD 110 R/M</td>
<td>XOR bEA,bData</td>
</tr>
<tr>
<td>80</td>
<td>MOD 111 R/M</td>
<td>CMP bEA,bData</td>
</tr>
<tr>
<td>81</td>
<td>MOD 000 R/M</td>
<td>ADD wEA,wData</td>
</tr>
<tr>
<td>81</td>
<td>MOD 001 R/M</td>
<td>OR wEA,wData</td>
</tr>
<tr>
<td>81</td>
<td>MOD 010 R/M</td>
<td>ADC wEA,wData</td>
</tr>
<tr>
<td>81</td>
<td>MOD 011 R/M</td>
<td>SBB wEA,wData</td>
</tr>
<tr>
<td>81</td>
<td>MOD 100 R/M</td>
<td>AND wEA,wData</td>
</tr>
<tr>
<td>81</td>
<td>MOD 101 R/M</td>
<td>SUB wEA,wData</td>
</tr>
<tr>
<td>81</td>
<td>MOD 110 R/M</td>
<td>XOR wEA,wData</td>
</tr>
<tr>
<td>81</td>
<td>MOD 111 R/M</td>
<td>CMP wEA,wData</td>
</tr>
<tr>
<td>82</td>
<td>MOD 000 R/M</td>
<td>ADD bEA,bData</td>
</tr>
<tr>
<td>82</td>
<td>MOD 001 R/M</td>
<td>OR bEA,bData</td>
</tr>
<tr>
<td>82</td>
<td>MOD 010 R/M</td>
<td>ADC bEA,bData</td>
</tr>
<tr>
<td>82</td>
<td>MOD 011 R/M</td>
<td>SBB bEA,bData</td>
</tr>
<tr>
<td>82</td>
<td>MOD 100 R/M</td>
<td>AND bEA,bData</td>
</tr>
<tr>
<td>82</td>
<td>MOD 101 R/M</td>
<td>SUB bEA,bData</td>
</tr>
<tr>
<td>82</td>
<td>MOD 110 R/M</td>
<td>XOR bEA,bData</td>
</tr>
<tr>
<td>82</td>
<td>MOD 111 R/M</td>
<td>CMP bEA,bData</td>
</tr>
<tr>
<td>83</td>
<td>MOD 000 R/M</td>
<td>ADD wEA,bData</td>
</tr>
<tr>
<td>83</td>
<td>MOD 001 R/M</td>
<td>OR wEA,bData</td>
</tr>
<tr>
<td>83</td>
<td>MOD 010 R/M</td>
<td>ADC wEA,bData</td>
</tr>
<tr>
<td>83</td>
<td>MOD 011 R/M</td>
<td>SBB wEA,bData</td>
</tr>
<tr>
<td>83</td>
<td>MOD 100 R/M</td>
<td>AND wEA,bData</td>
</tr>
<tr>
<td>83</td>
<td>MOD 101 R/M</td>
<td>SUB wEA,bData</td>
</tr>
<tr>
<td>83</td>
<td>MOD 110 R/M</td>
<td>XOR wEA,bData</td>
</tr>
<tr>
<td>83</td>
<td>MOD 111 R/M</td>
<td>CMP wEA,bData</td>
</tr>
<tr>
<td>84</td>
<td>MOD REGR/M</td>
<td>TEST bEA,bREG</td>
</tr>
<tr>
<td>85</td>
<td>MOD REGR/M</td>
<td>TEST wEA,wREG</td>
</tr>
<tr>
<td>86</td>
<td>MOD REGR/M</td>
<td>XCHG bREG,bEA</td>
</tr>
<tr>
<td>87</td>
<td>MOD REGR/M</td>
<td>XCHG wREG,wEA</td>
</tr>
<tr>
<td>88</td>
<td>MOD REGR/M</td>
<td>MOV bREG,bREG</td>
</tr>
<tr>
<td>89</td>
<td>MOD REGR/M</td>
<td>MOV wREG,wREG</td>
</tr>
<tr>
<td>8A</td>
<td>MOD REGR/M</td>
<td>MOV bREG,bEA</td>
</tr>
<tr>
<td>8B</td>
<td>MOD REGR/M</td>
<td>MOV wREG,wEA</td>
</tr>
<tr>
<td>8C</td>
<td>MOD 0SR R/M</td>
<td>MOV wEA,SR</td>
</tr>
<tr>
<td>8D</td>
<td>MOD 1-- R/M</td>
<td>(not used)</td>
</tr>
<tr>
<td>8E</td>
<td>MOD -- R/M</td>
<td>(not used)</td>
</tr>
<tr>
<td>8F</td>
<td>MOD 000 R/M</td>
<td>POP EA</td>
</tr>
<tr>
<td>8F</td>
<td>MOD 001 R/M</td>
<td>(not used)</td>
</tr>
<tr>
<td>8F</td>
<td>MOD 010 R/M</td>
<td>(not used)</td>
</tr>
<tr>
<td>8F</td>
<td>MOD 011 R/M</td>
<td>(not used)</td>
</tr>
</tbody>
</table>
### Table A-3. Instruction Set in Numeric Order of Instruction Code. (Page 4 of 7.)

<table>
<thead>
<tr>
<th>OpCd</th>
<th>Memory Organization</th>
<th>Instruction Operand</th>
<th>Summary</th>
<th>Clocks</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>8F</td>
<td>MOD 100 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8F</td>
<td>MOD 101 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8F</td>
<td>MOD 110 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8F</td>
<td>MOD 111 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>90</td>
<td>XCHG</td>
<td>AX, AX</td>
<td>NOP</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>91</td>
<td>XCHG</td>
<td>AX, CX</td>
<td>Exchange (AX), (CX)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>92</td>
<td>XCHG</td>
<td>AX, DX</td>
<td>Exchange (AX), (DX)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>93</td>
<td>XCHG</td>
<td>AX, BX</td>
<td>Exchange (AX), (BX)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>94</td>
<td>XCHG</td>
<td>AX, SP</td>
<td>Exchange (AX), (SP)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>95</td>
<td>XCHG</td>
<td>AX, BP</td>
<td>Exchange (AX), (BP)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>96</td>
<td>XCHG</td>
<td>AX, SI</td>
<td>Exchange (AX), (SI)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>97</td>
<td>XCHG</td>
<td>AX, DI</td>
<td>Exchange (AX), (DI)</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>98</td>
<td>CBW</td>
<td>(AX)=Ext(AL)</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>99</td>
<td>CWD</td>
<td>(DX)=Sign(AX)</td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9A</td>
<td>CALL</td>
<td>off:sba</td>
<td>Direct FAR call</td>
<td>28</td>
<td></td>
</tr>
<tr>
<td>9B</td>
<td>WAITX</td>
<td></td>
<td>Wait for TEST signal</td>
<td>3=WAITX</td>
<td></td>
</tr>
<tr>
<td>9C</td>
<td>PUSHF</td>
<td></td>
<td>Push FLAGS onto stack</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>9D</td>
<td>POPF</td>
<td></td>
<td>Pop stack to FLAGS</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>9E</td>
<td>SAHF</td>
<td>(FLAGS)=(AH)</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9F</td>
<td>LAHF</td>
<td>(AH)=(FLAGS)</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A0</td>
<td>MOV</td>
<td>AL, bAddr</td>
<td>(AL)=bAddr</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>MOV</td>
<td>AX, wAddr</td>
<td>(AX)=(wAddr)</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>A2</td>
<td>MOV</td>
<td>bAddr, AL</td>
<td>(bAddr)=(AL)</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>A3</td>
<td>MOV</td>
<td>wAddr, AX</td>
<td>(wAddr)=(AX)</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>A4</td>
<td>MOVSB</td>
<td></td>
<td>Move byte string</td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>A5</td>
<td>MOVSW</td>
<td></td>
<td>Move word string</td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>A6</td>
<td>CMPSB</td>
<td></td>
<td>Compare byte string</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>A7</td>
<td>CMPSW</td>
<td></td>
<td>Compare word string</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>A8</td>
<td>TEST</td>
<td>AL, bData</td>
<td>FLAGS=(AL) TEST (bData)</td>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>A9</td>
<td>TEST</td>
<td>AX, wData</td>
<td>FLAGS=(AX) TEST (wData)</td>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>AA</td>
<td>STOSB</td>
<td></td>
<td>Store byte string</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>AB</td>
<td>STOSW</td>
<td></td>
<td>Store word string</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>AC</td>
<td>LODSB</td>
<td></td>
<td>Load byte string</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>AD</td>
<td>LODSW</td>
<td></td>
<td>Load word string</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>AE</td>
<td>SCASB</td>
<td></td>
<td>Scan byte string</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>AF</td>
<td>SCASW</td>
<td></td>
<td>Scan word string</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>B0</td>
<td>MOV</td>
<td>AL, bData</td>
<td>(AL)=bData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B1</td>
<td>MOV</td>
<td>CL, bData</td>
<td>(CL)=bData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B2</td>
<td>MOV</td>
<td>DL, bData</td>
<td>(DL)=bData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B3</td>
<td>MOV</td>
<td>BL, bData</td>
<td>(BL)=bData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B4</td>
<td>MOV</td>
<td>AH, bData</td>
<td>(AH)=bData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B5</td>
<td>MOV</td>
<td>CH, bData</td>
<td>(CH)=bData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B6</td>
<td>MOV</td>
<td>DH, bData</td>
<td>(DH)=bData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B7</td>
<td>MOV</td>
<td>BH, bData</td>
<td>(BH)=bData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B8</td>
<td>MOV</td>
<td>AX, wData</td>
<td>(AX)=wData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>B9</td>
<td>MOV</td>
<td>CX, wData</td>
<td>(CX)=wData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>BA</td>
<td>MOV</td>
<td>DX, wData</td>
<td>(DX)=wData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>BB</td>
<td>MOV</td>
<td>BX, wData</td>
<td>(BX)=wData</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>BC</td>
<td>MOV</td>
<td>SP, wData</td>
<td>(SP)=wData</td>
<td>4</td>
<td></td>
</tr>
</tbody>
</table>
### Table A-3. Instruction Set in Numeric Order of Instruction Code. (Page 5 of 7.)

<table>
<thead>
<tr>
<th>Op</th>
<th>Memory Organization</th>
<th>Instruction</th>
<th>Operand</th>
<th>Summary</th>
<th>Clocks</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>BD</td>
<td>MOV</td>
<td>BP, wData</td>
<td>(BP) = wData</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BE</td>
<td>MOV</td>
<td>SI, wData</td>
<td>(SI) = wData</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BF</td>
<td>MOV</td>
<td>DI, wData</td>
<td>(DI) = wData</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C0</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C1</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C2</td>
<td>RET</td>
<td>wData</td>
<td>NEAR return; (SP) = (SP) + wData</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C3</td>
<td>RET</td>
<td></td>
<td>NEAR return</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C4</td>
<td>MOD REGR/M</td>
<td>LES</td>
<td>REG, EA</td>
<td>ES: REG = (wEA + 2): (wEA)</td>
<td>16+EA</td>
<td></td>
</tr>
<tr>
<td>C5</td>
<td>MOD REGR/M</td>
<td>LDS</td>
<td>REG, EA</td>
<td>DS: REG = (wEA + 2): (wEA)</td>
<td>16+EA</td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>MOD 000 R/M</td>
<td>MOV</td>
<td>bEA, bData</td>
<td>(bEA) = (bData)</td>
<td>10+EA</td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>MOD 001 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>MOD 010 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>MOD 011 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>MOD 100 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>MOD 101 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>MOD 110 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>MOD 111 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7</td>
<td>MOD 000 R/M</td>
<td>MOV</td>
<td>EA, wData</td>
<td>(wEA) = wData</td>
<td>10+EA</td>
<td></td>
</tr>
<tr>
<td>C7</td>
<td>MOD 001 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7</td>
<td>MOD 010 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7</td>
<td>MOD 011 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7</td>
<td>MOD 100 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7</td>
<td>MOD 101 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7</td>
<td>MOD 110 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C7</td>
<td>MOD 111 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C8</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C9</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CA</td>
<td>RET</td>
<td>wData</td>
<td>FAR return, ADD data to REG SP</td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CB</td>
<td>RET</td>
<td></td>
<td>FAR return</td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC</td>
<td>INT 3</td>
<td></td>
<td>Type 3 interrupt</td>
<td>52</td>
<td>CC</td>
<td></td>
</tr>
<tr>
<td>CD</td>
<td>INT</td>
<td>bData</td>
<td>Typed interrupt</td>
<td>51</td>
<td>CC</td>
<td></td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td></td>
<td>Interrupt if overflow</td>
<td>53 or 4</td>
<td>CC</td>
<td></td>
</tr>
</tbody>
</table>

(Simple execution of the instruction takes 4 clocks, and actual interrupt, 53.)
<table>
<thead>
<tr>
<th>Op</th>
<th>Memory Organization</th>
<th>Instruction</th>
<th>Operand</th>
<th>Summary</th>
<th>Clocks</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>D2</td>
<td>MOD 000 R/M</td>
<td>ROL</td>
<td>bEA,CL</td>
<td>Rotate bEA left (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D2</td>
<td>MOD 001 R/M</td>
<td>ROR</td>
<td>bEA,CL</td>
<td>Rotate bEA right (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D2</td>
<td>MOD 010 R/M</td>
<td>RCL</td>
<td>bEA,CL</td>
<td>Rotate bEA left through carry (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D2</td>
<td>MOD 011 R/M</td>
<td>RCR</td>
<td>bEA,CL</td>
<td>Rotate bEA right through carry (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D2</td>
<td>MOD 100 R/M</td>
<td>SHR</td>
<td>bEA,CL</td>
<td>Shift bEA left (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D2</td>
<td>MOD 101 R/M</td>
<td>SHR</td>
<td>bEA,CL</td>
<td>Shift bEA right (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D2</td>
<td>MOD 110 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D3</td>
<td>MOD 000 R/M</td>
<td>ROL</td>
<td>wEA,CL</td>
<td>Rotate wEA left (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D3</td>
<td>MOD 001 R/M</td>
<td>ROR</td>
<td>wEA,CL</td>
<td>Rotate wEA right (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D3</td>
<td>MOD 010 R/M</td>
<td>RCL</td>
<td>wEA,CL</td>
<td>Rotate wEA left through carry (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D3</td>
<td>MOD 011 R/M</td>
<td>RCR</td>
<td>wEA,CL</td>
<td>Rotate wEA right through carry (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D3</td>
<td>MOD 100 R/M</td>
<td>SHR</td>
<td>wEA,CL</td>
<td>Shift wEA right (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D3</td>
<td>MOD 101 R/M</td>
<td>SHR</td>
<td>wEA,CL</td>
<td>Shift wEA right (CL) bits</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>D3</td>
<td>MOD 110 R/M</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D4</td>
<td>000001010</td>
<td>AAM</td>
<td></td>
<td>ASCII adjust for multiply</td>
<td>83</td>
<td>U XXUX</td>
</tr>
<tr>
<td>D5</td>
<td>000001010</td>
<td>AAD</td>
<td></td>
<td>ASCII adjust for divide</td>
<td>60</td>
<td>U XXUX</td>
</tr>
<tr>
<td>D6</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D7</td>
<td>XLAT</td>
<td>TABLE</td>
<td></td>
<td>Translate using (BX)</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>D8</td>
<td>MOD -- R/M</td>
<td>ESC</td>
<td>EA</td>
<td>Escape to external device</td>
<td>8+EA</td>
<td></td>
</tr>
<tr>
<td>E0</td>
<td>LOOPNZ</td>
<td>bDISP</td>
<td></td>
<td>Loop (CX) times while not zero</td>
<td>19 or 5</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td>LOOPZ</td>
<td>bDISP</td>
<td></td>
<td>Loop (CX) times while zero</td>
<td>18 or 6</td>
<td></td>
</tr>
<tr>
<td>E2</td>
<td>LOOP</td>
<td>bDISP</td>
<td></td>
<td>Loop (CX) times</td>
<td>17 or 5</td>
<td></td>
</tr>
<tr>
<td>E3</td>
<td>JCGZ</td>
<td>bDISP</td>
<td></td>
<td>Jump if (CX)=0</td>
<td>18 or 6</td>
<td></td>
</tr>
<tr>
<td>E4</td>
<td>IN</td>
<td>AL,bPort</td>
<td></td>
<td>Input from bPort to AL</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>E5</td>
<td>IN</td>
<td>AX,wPort</td>
<td></td>
<td>Input from wPort to AX</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>E6</td>
<td>OUT</td>
<td>bPort,AL</td>
<td></td>
<td>Output (AL) to bPort</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>E7</td>
<td>OUT</td>
<td>wPort,AX</td>
<td></td>
<td>Output (AX) to wPort</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>E8</td>
<td>CALL</td>
<td>wDISP</td>
<td></td>
<td>Direct near call</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>E9</td>
<td>JMP</td>
<td>wDISP</td>
<td></td>
<td>Direct near jump</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>EA</td>
<td>JMP</td>
<td>wDISP, wSEG</td>
<td></td>
<td>Direct far jump</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>EC</td>
<td>IN</td>
<td>AL,DX</td>
<td></td>
<td>Byte input from port (DX) to REG AL</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>ED</td>
<td>IN</td>
<td>AX,DX</td>
<td></td>
<td>Word input from port (DX) to REG AX</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>EE</td>
<td>OUT</td>
<td>DX,AL</td>
<td></td>
<td>Byte output (AL) to port (DX)</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>EF</td>
<td>OUT</td>
<td>DX,AX</td>
<td></td>
<td>Word output (AX) to port (DX)</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>F0</td>
<td>LOCK</td>
<td></td>
<td></td>
<td>Bus lock prefix</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>F1</td>
<td>(not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Op Cd</td>
<td>Memory Organization</td>
<td>Instruction</td>
<td>Operand</td>
<td>Summary</td>
<td>Clocks</td>
<td>Flags</td>
</tr>
<tr>
<td>-------</td>
<td>---------------------</td>
<td>-------------</td>
<td>---------</td>
<td>---------</td>
<td>--------</td>
<td>-------</td>
</tr>
<tr>
<td>F2</td>
<td></td>
<td>REPNZ</td>
<td></td>
<td>Repeat while (CX)≠0 AND (ZF)=0</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>F3</td>
<td></td>
<td>REPZ</td>
<td></td>
<td>Repeat while (CX)≠0 AND (ZF)=1</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>F4</td>
<td></td>
<td>HLT</td>
<td></td>
<td>Halt</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>F5</td>
<td></td>
<td>CMC</td>
<td>bEA,bData</td>
<td>Complement carry flag</td>
<td>2</td>
<td>X</td>
</tr>
<tr>
<td>F6 MOD 001 R/M (not used)</td>
<td></td>
<td></td>
<td></td>
<td>FLGS=(bEA) TEST bData</td>
<td>10+EA</td>
<td>C</td>
</tr>
<tr>
<td>F6 MOD 010 R/M NOT bEA</td>
<td></td>
<td></td>
<td></td>
<td>Byte invert bEA</td>
<td>16+EA</td>
<td></td>
</tr>
<tr>
<td>F6 MOD 011 R/M NEG bEA</td>
<td></td>
<td></td>
<td></td>
<td>Byte negate bEA</td>
<td>16+EA</td>
<td>X</td>
</tr>
<tr>
<td>F6 MOD 100 R/M MUL bEA</td>
<td></td>
<td></td>
<td></td>
<td>Unsigned multiply by (bEA)</td>
<td>71</td>
<td>X</td>
</tr>
<tr>
<td>F6 MOD 101 R/M IMUL bEA</td>
<td></td>
<td></td>
<td></td>
<td>Signed multiply by (bEA)</td>
<td>90</td>
<td>X</td>
</tr>
<tr>
<td>F6 MOD 110 R/M DIV bEA</td>
<td></td>
<td></td>
<td></td>
<td>Unsigned divide by (bEA)</td>
<td>90</td>
<td>U</td>
</tr>
<tr>
<td>F6 MOD 111 R/M IDIV bEA</td>
<td></td>
<td></td>
<td></td>
<td>Signed divide by (bEA)</td>
<td>112</td>
<td>U</td>
</tr>
<tr>
<td>F7 MOD 000 R/M TEST wEA,wData</td>
<td></td>
<td></td>
<td></td>
<td>FLGS=(wEA) TEST wData</td>
<td>10+EA</td>
<td>C</td>
</tr>
<tr>
<td>F7 MOD 001 R/M (not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F7 MOD 010 R/M NOT wEA</td>
<td></td>
<td></td>
<td></td>
<td>Invert wEA</td>
<td>16+EA</td>
<td></td>
</tr>
<tr>
<td>F7 MOD 011 R/M NEG wEA</td>
<td></td>
<td></td>
<td></td>
<td>Negate wEA</td>
<td>16+EA</td>
<td>X</td>
</tr>
<tr>
<td>F7 MOD 100 R/M MUL wEA</td>
<td></td>
<td></td>
<td></td>
<td>Unsigned multiply by (wEA)</td>
<td>124</td>
<td>X</td>
</tr>
<tr>
<td>F7 MOD 101 R/M IMUL wEA</td>
<td></td>
<td></td>
<td></td>
<td>Signed multiply by (wEA)</td>
<td>144</td>
<td>X</td>
</tr>
<tr>
<td>F7 MOD 110 R/M DIV wEA</td>
<td></td>
<td></td>
<td></td>
<td>Unsigned divide by (wEA)</td>
<td>155</td>
<td>U</td>
</tr>
<tr>
<td>F7 MOD 111 R/M IDIV wEA</td>
<td></td>
<td></td>
<td></td>
<td>Signed divide by (wEA)</td>
<td>177</td>
<td>U</td>
</tr>
<tr>
<td>F8</td>
<td></td>
<td>CLC</td>
<td></td>
<td>Clear carry flag</td>
<td>2</td>
<td>C</td>
</tr>
<tr>
<td>F9</td>
<td></td>
<td>STC</td>
<td></td>
<td>Set carry flag</td>
<td>2</td>
<td>S</td>
</tr>
<tr>
<td>FA</td>
<td></td>
<td>CLI</td>
<td></td>
<td>Clear interrupt flag</td>
<td>2</td>
<td>C</td>
</tr>
<tr>
<td>FB</td>
<td></td>
<td>STI</td>
<td></td>
<td>Set interrupt flag</td>
<td>2</td>
<td>S</td>
</tr>
<tr>
<td>FC</td>
<td></td>
<td>CLD</td>
<td></td>
<td>Clear direction flag</td>
<td>2</td>
<td>C</td>
</tr>
<tr>
<td>PD</td>
<td></td>
<td>STD</td>
<td></td>
<td>Set direction flag</td>
<td>2</td>
<td>C</td>
</tr>
<tr>
<td>F7 MOD 000 R/M INC bEA</td>
<td></td>
<td></td>
<td></td>
<td>(bEA)=(bEA)+1</td>
<td>15+EA</td>
<td>X</td>
</tr>
<tr>
<td>FE MOD 001 R/M DEC bEA</td>
<td></td>
<td></td>
<td></td>
<td>(bEA)=(bEA)-1</td>
<td>15+EA</td>
<td>X</td>
</tr>
<tr>
<td>FE MOD 010 R/M (not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FE MOD 011 R/M (not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FE MOD 100 R/M (not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FE MOD 101 R/M (not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FE MOD 110 R/M (not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF MOD 000 R/M INC wEA</td>
<td></td>
<td></td>
<td></td>
<td>(wEA)=(wEA)+1</td>
<td>15+EA</td>
<td>X</td>
</tr>
<tr>
<td>FF MOD 001 R/M DEC wEA</td>
<td></td>
<td></td>
<td></td>
<td>(wEA)=(wEA)-1</td>
<td>15+EA</td>
<td>X</td>
</tr>
<tr>
<td>FF MOD 010 R/M CALL</td>
<td></td>
<td></td>
<td></td>
<td>Indirect NEAR call</td>
<td>13+EA</td>
<td></td>
</tr>
<tr>
<td>FF MOD 011 R/M CALL</td>
<td></td>
<td></td>
<td></td>
<td>Indirect FAR call</td>
<td>29+EA</td>
<td></td>
</tr>
<tr>
<td>FF MOD 100 R/M JMP</td>
<td></td>
<td></td>
<td></td>
<td>Indirect NEAR jump</td>
<td>7+EA</td>
<td></td>
</tr>
<tr>
<td>FF MOD 101 R/M JMP</td>
<td></td>
<td></td>
<td></td>
<td>Indirect FAR jump</td>
<td>16+EA</td>
<td></td>
</tr>
<tr>
<td>FF MOD 110 R/M PUSH</td>
<td></td>
<td></td>
<td></td>
<td>Push (EA) onto stack</td>
<td>16+EA</td>
<td></td>
</tr>
<tr>
<td>FF MOD 111 R/M (not used)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table A-3. Instruction Set in Alphabetic Order of Instruction Mnemonic.  (1 of 6.)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operand</th>
<th>Summary</th>
<th>Op Cd</th>
<th>Memory Organization</th>
<th>Clocks</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAA</td>
<td>ASCII adjust for add</td>
<td>37</td>
<td>4</td>
<td>U UUXU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AAD</td>
<td>ASCII adjust for divide</td>
<td>D5</td>
<td>60</td>
<td>U XXXXU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AAM</td>
<td>ASCII adjust for multiply</td>
<td>D4</td>
<td>83</td>
<td>U XXXXU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AAS</td>
<td>ASCII adjust for subtract</td>
<td>3F</td>
<td>4</td>
<td>U UUXU</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>AL, bData (AL) = (AL) + bData + CF</td>
<td>14</td>
<td>4</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>AX, wData (AX) = (AX) + wData + CF</td>
<td>15</td>
<td>4</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>bEA, bData (bEA) = (bEA) + bData + CF</td>
<td>80</td>
<td>MOD 010 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>wEA, wData (wEA) = (wEA) + wData + CF</td>
<td>81</td>
<td>MOD 010 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>bEA, bData (bEA) = (bEA) + bData + CF</td>
<td>82</td>
<td>MOD 010 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>wEA, wData (wEA) = (wEA) + Ext(bData) + CF</td>
<td>83</td>
<td>MOD 010 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>bEA, REG = (bEA) + bReg</td>
<td>10</td>
<td>MOD Reg/M</td>
<td>16+EA(3)</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>wEA, REG = (wEA) + Ext(bReg) + CF</td>
<td>11</td>
<td>MOD Reg/M</td>
<td>16+EA(3)</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>AL, bData AL = (AL) + bData</td>
<td>04</td>
<td>4</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>AX, wData AX = (AX) + wData</td>
<td>05</td>
<td>4</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>bEA, REG = (bEA) + Ext(bReg)</td>
<td>00</td>
<td>MOD Reg/M</td>
<td>16+EA(3)</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>wEA, REG = (wEA) + Ext(bReg)</td>
<td>01</td>
<td>MOD Reg/M</td>
<td>16+EA(3)</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>bEA, REG = (bEA) + bReg</td>
<td>02</td>
<td>MOD Reg/M</td>
<td>9+EA(3)</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>wEA, REG = (wEA) + bReg</td>
<td>03</td>
<td>MOD Reg/M</td>
<td>9+EA(3)</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>bEA, bData bEA = (bEA) + bData</td>
<td>80</td>
<td>MOD 000 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>wEA, wData wEA = (wEA) + wData</td>
<td>81</td>
<td>MOD 000 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>bEA, REG = (bEA) + bData</td>
<td>82</td>
<td>MOD 000 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>wEA, REG = (wEA) + Ext(bReg)</td>
<td>83</td>
<td>MOD 000 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>CALL</td>
<td>off:sba</td>
<td>Direct FAR call</td>
<td>9A</td>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CALL</td>
<td>wDISP</td>
<td>Direct NEAR call</td>
<td>E8</td>
<td>11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CALL</td>
<td>EA</td>
<td>Indirect NEAR call</td>
<td>FF</td>
<td>MOD 010 R/M</td>
<td>16+EA</td>
<td></td>
</tr>
<tr>
<td>CALL</td>
<td>EA</td>
<td>Indirect FAR call</td>
<td>FF</td>
<td>MOD 011 R/M</td>
<td>29+EA</td>
<td></td>
</tr>
<tr>
<td>CBW</td>
<td>(AX) = Ext(AL)</td>
<td>9B</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLC</td>
<td>Clear carry flag</td>
<td>F8</td>
<td>2</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLD</td>
<td>Clear direction flag</td>
<td>FC</td>
<td>2</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLI</td>
<td>Clear interrupt flag</td>
<td>FA</td>
<td>2</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMC</td>
<td>Complement carry flag</td>
<td>F5</td>
<td>2</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>AL, bData FLAGS = (AL) CMP (bData)</td>
<td>3C</td>
<td>4</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>AX, wData FLAGS = (AX) CMP (wData)</td>
<td>3D</td>
<td>4</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>bEA, bReg FLAGS = (bEA) CMP (bReg)</td>
<td>38</td>
<td>MOD Reg/M</td>
<td>9+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>wEA, wReg FLAGS = (wEA) CMP (wReg)</td>
<td>39</td>
<td>MOD Reg/M</td>
<td>9+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>bReg, bEA FLAGS = (bReg) CMP (bEA)</td>
<td>3A</td>
<td>MOD Reg/M</td>
<td>9+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>wReg, wEA FLAGS = (wReg) CMP (wEA)</td>
<td>3B</td>
<td>MOD Reg/M</td>
<td>9+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>bEA, bData FLAGS = (bEA) CMP (bData)</td>
<td>80</td>
<td>MOD 111 R/M</td>
<td>10+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>wEA, wData FLAGS = (wEA) CMP (wData)</td>
<td>81</td>
<td>MOD 111 R/M</td>
<td>10+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>wEA, bData FLAGS = (wEA) CMP Ext(bData)</td>
<td>83</td>
<td>MOD 111 R/M</td>
<td>10+EA</td>
<td>X XXXXX</td>
<td></td>
</tr>
<tr>
<td>CMPSB</td>
<td>Compare byte string</td>
<td>A6</td>
<td>22</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPSW</td>
<td>Compare word string</td>
<td>A7</td>
<td>22</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CS:</td>
<td>CS segment override</td>
<td>2E</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CWD</td>
<td>(DX) = Sign(AX)</td>
<td>99</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DAA</td>
<td>Decimal adjust for ADD</td>
<td>27</td>
<td>4</td>
<td>X XXXXX</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table A-3. Instruction Set in Alphabetic Order of Instruction Mnemonic. (2 of 6.)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operand</th>
<th>Summary</th>
<th>Op Cd</th>
<th>Memory Organization</th>
<th>Clocks</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DEC AX</td>
<td>(AX)=(AX)-1</td>
<td>Decimal adjust for subtract</td>
<td>2F</td>
<td>MOD 001 R/H</td>
<td>4</td>
<td>U XXXX</td>
</tr>
<tr>
<td>DEC BP</td>
<td>(BP)=(BP)-1</td>
<td>4D</td>
<td>MOD 001 R/H</td>
<td>2</td>
<td>U XXXX</td>
<td></td>
</tr>
<tr>
<td>DEC BX</td>
<td>(BX)=(BX)-1</td>
<td>4B</td>
<td>MOD 001 R/H</td>
<td>2</td>
<td>U XXXX</td>
<td></td>
</tr>
<tr>
<td>DEC CX</td>
<td>(CX)=(CX)-1</td>
<td>49</td>
<td>MOD 001 R/H</td>
<td>2</td>
<td>U XXXX</td>
<td></td>
</tr>
<tr>
<td>DEC DI</td>
<td>(DI)=(DI)-1</td>
<td>4F</td>
<td>MOD 001 R/H</td>
<td>2</td>
<td>U XXXX</td>
<td></td>
</tr>
<tr>
<td>DEC DX</td>
<td>(DX)=(DX)-1</td>
<td>4A</td>
<td>MOD 001 R/H</td>
<td>2</td>
<td>U XXXX</td>
<td></td>
</tr>
<tr>
<td>DEC bEA</td>
<td>(bEA)=(bEA)-1</td>
<td>Unsigned divide by (bEA)</td>
<td>FE</td>
<td>MOD 110 R/H</td>
<td>15+EA</td>
<td>U XXXX</td>
</tr>
<tr>
<td>DEC wEA</td>
<td>(wEA)=(wEA)-1</td>
<td>Signed divide by (wEA)</td>
<td>FF</td>
<td>MOD 110 R/H</td>
<td>15+EA</td>
<td>U XXXX</td>
</tr>
<tr>
<td>DEC SP</td>
<td>(SP)=(SP)-1</td>
<td>4C</td>
<td>MOD 110 R/H</td>
<td>2</td>
<td>U XXXX</td>
<td></td>
</tr>
<tr>
<td>DEC SI</td>
<td>(SI)=(SI)-1</td>
<td>4E</td>
<td>MOD 110 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>DIV bEA</td>
<td>(bEA)=0</td>
<td>Unaligned divide by (bEA)</td>
<td>F6</td>
<td>MOD 110 R/H</td>
<td>90</td>
<td>U UUUU</td>
</tr>
<tr>
<td>DIV wEA</td>
<td>(wEA)=0</td>
<td>Unaligned divide by (wEA)</td>
<td>F7</td>
<td>MOD 110 R/H</td>
<td>155</td>
<td>U UUUU</td>
</tr>
<tr>
<td>DS</td>
<td></td>
<td>DS segment override</td>
<td>3E</td>
<td>MOD 110 R/H</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>ESC EA</td>
<td>Escape to external device</td>
<td>D8</td>
<td>MOD 110 R/H</td>
<td>8+EA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HITL</td>
<td></td>
<td>Halt</td>
<td>F4</td>
<td>MOD 110 R/H</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>IDIV bEA</td>
<td>(bEA)=0</td>
<td>Signed divide by (bEA)</td>
<td>F6</td>
<td>MOD 111 R/H</td>
<td>112</td>
<td>U UUUU</td>
</tr>
<tr>
<td>IDIV wEA</td>
<td>(wEA)=0</td>
<td>Signed divide by (wEA)</td>
<td>F7</td>
<td>MOD 111 R/H</td>
<td>177</td>
<td>U UUUU</td>
</tr>
<tr>
<td>IMUL bEA</td>
<td>(bEA)=0</td>
<td>Signed multiply by (bEA)</td>
<td>F6</td>
<td>MOD 111 R/H</td>
<td>30</td>
<td>X UUUU</td>
</tr>
<tr>
<td>IMULT wEA</td>
<td>(wEA)=0</td>
<td>Signed multiply by (wEA)</td>
<td>F7</td>
<td>MOD 110 R/H</td>
<td>144</td>
<td>X UUUU</td>
</tr>
<tr>
<td>IN AX,DX</td>
<td>Byte input from port (DX) to REG AX</td>
<td>EC</td>
<td>MOD 110 R/H</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IN AX,DX</td>
<td>Word input from port (DX) to REG AX</td>
<td>ED</td>
<td>MOD 110 R/H</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>INC AX</td>
<td>(AX)=(AX)+1</td>
<td>40</td>
<td>MOD 100 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC BP</td>
<td>(BP)=(BP)+1</td>
<td>45</td>
<td>MOD 100 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC BX</td>
<td>(BX)=(BX)+1</td>
<td>43</td>
<td>MOD 100 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC CX</td>
<td>(CX)=(CX)+1</td>
<td>41</td>
<td>MOD 100 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC DI</td>
<td>(DI)=(DI)+1</td>
<td>47</td>
<td>MOD 100 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC DX</td>
<td>(DX)=(DX)+1</td>
<td>42</td>
<td>MOD 100 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC bEA</td>
<td>(bEA)=(bEA)+1</td>
<td>FE</td>
<td>MOD 100 R/H</td>
<td>15+EA</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC wEA</td>
<td>(wEA)=(wEA)+1</td>
<td>FF</td>
<td>MOD 100 R/H</td>
<td>15+EA</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC SP</td>
<td>(SP)=(SP)+1</td>
<td>44</td>
<td>MOD 100 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INC SI</td>
<td>(SI)=(SI)+1</td>
<td>46</td>
<td>MOD 100 R/H</td>
<td>2</td>
<td>X XXXX</td>
<td></td>
</tr>
<tr>
<td>INT bData</td>
<td></td>
<td>Typed interrupt</td>
<td>CD</td>
<td>MOD 110 R/H</td>
<td>51</td>
<td>CC</td>
</tr>
<tr>
<td>INT 3</td>
<td></td>
<td>Type 3 interrupt</td>
<td>CC</td>
<td>MOD 110 R/H</td>
<td>52</td>
<td>CC</td>
</tr>
<tr>
<td>INTO</td>
<td></td>
<td>Interrupt if overflow</td>
<td>CE</td>
<td>MOD 110 R/H</td>
<td>53 or 4</td>
<td>CC</td>
</tr>
<tr>
<td>IRET</td>
<td></td>
<td>Return from interrupt</td>
<td>CF</td>
<td>MOD 110 R/H</td>
<td>24</td>
<td>RRRRRRRRR</td>
</tr>
<tr>
<td>JA bDISP</td>
<td>Jump if above</td>
<td>77</td>
<td>MOD 101 R/H</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JAE bDISP</td>
<td>Jump if above or equal</td>
<td>73</td>
<td>MOD 101 R/H</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JB bDISP</td>
<td>Jump if below</td>
<td>72</td>
<td>MOD 101 R/H</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JBE bDISP</td>
<td>Jump if below or equal</td>
<td>76</td>
<td>MOD 101 R/H</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JC</td>
<td>(Same as JB, JNAE.)</td>
<td>Jump if (CX)=0</td>
<td>E3</td>
<td>MOD 101 R/H</td>
<td>18 or 6</td>
<td></td>
</tr>
<tr>
<td>JCE</td>
<td>(Same as JL.)</td>
<td>Jump if greater</td>
<td>7F</td>
<td>MOD 101 R/H</td>
<td>16 or 4</td>
<td></td>
</tr>
<tr>
<td>JCE</td>
<td>(Same as JL.)</td>
<td>Jump if greater or equal</td>
<td>7D</td>
<td>MOD 101 R/H</td>
<td>16 or 4</td>
<td></td>
</tr>
<tr>
<td>JL</td>
<td>Jump if less</td>
<td>7C</td>
<td>MOD 101 R/H</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JLE</td>
<td>Jump if less or equal</td>
<td>7E</td>
<td>MOD 101 R/H</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP bDISP</td>
<td>Direct NEAR jump</td>
<td>E8</td>
<td>MOD 101 R/H</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP wDISP, EA</td>
<td>Direct FAR jump</td>
<td>E9</td>
<td>MOD 101 R/H</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP EA</td>
<td>Indirect FAR jump</td>
<td>FF</td>
<td>MOD 100 R/H</td>
<td>16+EA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP EA</td>
<td>Indirect NEAR jump</td>
<td>FF</td>
<td>MOD 100 R/H</td>
<td>7+EA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Simple execution of the instruction takes 4 clocks and actual interrupt, 53.)

Instruction Set A-13
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operand</th>
<th>Summary</th>
<th>Op Cd</th>
<th>Memory Organization</th>
<th>Clocks</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>JNA</td>
<td>(Same as JBE.)</td>
<td>Jump if no overflow</td>
<td>71</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNB</td>
<td>(Same as JAE.)</td>
<td>Jump if no overflow</td>
<td>75</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNBE</td>
<td>(Same as JA.)</td>
<td>Jump if parity even</td>
<td>7A</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNG</td>
<td>(Same as JLE.)</td>
<td>Jump if parity odd</td>
<td>7B</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNGE</td>
<td>(Same as JL.)</td>
<td>Jump if sign</td>
<td>78</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNL</td>
<td>(Same as JG.)</td>
<td>Jump if zero</td>
<td>74</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNO</td>
<td>bDISP</td>
<td>Jump if no overflow</td>
<td>71</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNP</td>
<td>(Same as JPO.)</td>
<td>Jump if no overflow</td>
<td>79</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNS</td>
<td>bDISP</td>
<td>Jump if no sign</td>
<td>79</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNW</td>
<td>bDISP</td>
<td>Jump if not zero</td>
<td>75</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JNZ</td>
<td>bDISP</td>
<td>Jump if overflow</td>
<td>70</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JPO</td>
<td>bDISP</td>
<td>Jump if parity even</td>
<td>7A</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JS</td>
<td>bDISP</td>
<td>Jump if parity odd</td>
<td>7B</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JZ</td>
<td>bDISP</td>
<td>Jump if sign</td>
<td>78</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JZF</td>
<td>bDISP</td>
<td>Jump if zero</td>
<td>74</td>
<td>16 or 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LAHF</td>
<td>(AH)=(FLAGS)</td>
<td>Load byte string</td>
<td>4F</td>
<td>2+EA(2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDS</td>
<td>REG, EA</td>
<td>Load word string</td>
<td>AD</td>
<td>9+13/rep</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LEA</td>
<td>REG, EA</td>
<td>Load word string</td>
<td>AD</td>
<td>9+13/rep</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LES</td>
<td>REG, EA</td>
<td>Load word string</td>
<td>AD</td>
<td>9+13/rep</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LODSB</td>
<td></td>
<td>Load word string</td>
<td>AC</td>
<td>9+13/rep</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LOCK</td>
<td></td>
<td>Bus lock prefix</td>
<td>F0</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LOOPE</td>
<td>(Same as LOOP.)</td>
<td>Loop (CX) times while</td>
<td>E2</td>
<td>17 or 5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LOOPZ</td>
<td>bDISP</td>
<td>Loop (CX) times while not zero</td>
<td>E1</td>
<td>18 or 6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>bAddr, AL</td>
<td>AL=(bAddr)</td>
<td>A2</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>wAddr, AX</td>
<td>AX=(wAddr)</td>
<td>A3</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>Al, bData</td>
<td>Al=bData</td>
<td>A4</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>AL, bAddr</td>
<td>AL=(bAddr)</td>
<td>A0</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>bEA, bData</td>
<td>bEA=(bData)</td>
<td>C6</td>
<td>MOD 000 R/M</td>
<td>10+EA</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>wEA, wData</td>
<td>wEA=(wData)</td>
<td>C7</td>
<td>MOD 000 R/M</td>
<td>10+EA</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>bEA, bREG</td>
<td>bEA=(bREG)</td>
<td>B8</td>
<td>MOD REGR/M</td>
<td>9+EA(2)</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>wEA, wREG</td>
<td>wEA=(wREG)</td>
<td>B9</td>
<td>MOD REGR/M</td>
<td>9+EA(2)</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>wEA, SR</td>
<td>wEA=(SR)</td>
<td>BC</td>
<td>MOD 0SR R/M</td>
<td>9+EA(2)</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>wREG, bEA</td>
<td>wREG=(bEA)</td>
<td>B8</td>
<td>MOD REGR/M</td>
<td>8+EA(2)</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>wREG, wEA</td>
<td>wREG=(wEA)</td>
<td>B8</td>
<td>MOD REGR/M</td>
<td>8+EA(2)</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>SI, wData</td>
<td>SI=(wData)</td>
<td>BE</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>SP, wData</td>
<td>SP=(wData)</td>
<td>BC</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>SR, wEA</td>
<td>SR=(wEA)</td>
<td>BE</td>
<td>MOD 0SR R/M</td>
<td>8+EA(2)</td>
<td></td>
</tr>
<tr>
<td>Instruction</td>
<td>Operand</td>
<td>Summary</td>
<td>Op Cd</td>
<td>Memory Organization</td>
<td>Clocks</td>
<td>Flags</td>
</tr>
<tr>
<td>-------------</td>
<td>---------</td>
<td>---------</td>
<td>-------</td>
<td>---------------------</td>
<td>--------</td>
<td>-------</td>
</tr>
<tr>
<td>MOVSB</td>
<td>(Use MOVSB, MOVSW.)</td>
<td>Move byte string</td>
<td>A4</td>
<td>MOD 100 R/M</td>
<td>71</td>
<td>UUUX</td>
</tr>
<tr>
<td>MOVSW</td>
<td>(Use MOVSB, MOVSW.)</td>
<td>Move word string</td>
<td>A5</td>
<td>MOD 100 R/M</td>
<td>124</td>
<td>UUUX</td>
</tr>
<tr>
<td>MUL bEA</td>
<td>bEA</td>
<td>Unsigned multiply by (bEA)</td>
<td>F6 MOD 100 R/M</td>
<td>9+17/rep</td>
<td>X</td>
<td>UUUX</td>
</tr>
<tr>
<td>MUL wEA</td>
<td>wEA</td>
<td>Unsigned multiply by (wEA)</td>
<td>F7 MOD 100 R/M</td>
<td>124</td>
<td>X</td>
<td>UUUX</td>
</tr>
<tr>
<td>NEG bEA</td>
<td>bEA</td>
<td>Byte negate bEA</td>
<td>F6 MOD 011 R/M</td>
<td>16+EA</td>
<td>X</td>
<td>XXXXS</td>
</tr>
<tr>
<td>NEG wEA</td>
<td>wEA</td>
<td>Negate wEA</td>
<td>F7 MOD 011 R/M</td>
<td>16+EA</td>
<td>X</td>
<td>XXXXS</td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td>(Same as XCHG AX,AX)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOT bEA</td>
<td>bEA</td>
<td>Byte invert bEA</td>
<td>F6 MOD 010 R/M</td>
<td>16+EA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOT wEA</td>
<td>wEA</td>
<td>Invert wEA</td>
<td>F7 MOD 010 R/M</td>
<td>16+EA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OR AL,bData</td>
<td>(AL)=(bEA)</td>
<td>OR bData</td>
<td>C MOD 001 R/M</td>
<td>16+EA</td>
<td>C</td>
<td>XXUX</td>
</tr>
<tr>
<td>OR AX,wData</td>
<td>(AX)=(bData)</td>
<td>OR wData</td>
<td>D MOD 001 R/M</td>
<td>16+EA</td>
<td>C</td>
<td>XXUX</td>
</tr>
<tr>
<td>OR bEA,bData</td>
<td>(bEA)=(bData)</td>
<td>OR bData</td>
<td>E MOD 001 R/M</td>
<td>16+EA</td>
<td>C</td>
<td>XXUX</td>
</tr>
<tr>
<td>OR wEA,wData</td>
<td>(wEA)=(wData)</td>
<td>OR wData</td>
<td>F MOD 001 R/M</td>
<td>16+EA</td>
<td>C</td>
<td>XXUX</td>
</tr>
<tr>
<td>OR bEA,REG</td>
<td>(bEA)=(bREG)</td>
<td>OR (bREG)</td>
<td>G MOD 001 R/M</td>
<td>16+EA</td>
<td>C</td>
<td>XXUX</td>
</tr>
<tr>
<td>OR wEA,REG</td>
<td>(wEA)=(wREG)</td>
<td>OR (wREG)</td>
<td>H MOD 001 R/M</td>
<td>16+EA</td>
<td>C</td>
<td>XXUX</td>
</tr>
<tr>
<td>OR REG,bEA</td>
<td>(bREG)=(bEA)</td>
<td>OR (bEA)</td>
<td>I MOD 001 R/M</td>
<td>16+EA</td>
<td>C</td>
<td>XXUX</td>
</tr>
<tr>
<td>OR REG,wEA</td>
<td>(wREG)=(wEA)</td>
<td>OR (wEA)</td>
<td>J MOD 001 R/M</td>
<td>16+EA</td>
<td>C</td>
<td>XXUX</td>
</tr>
<tr>
<td>OUT DX, AL</td>
<td>Byte output (AL) to port (DX)</td>
<td>EE</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT DX, AX</td>
<td>Word output (AX) to port (DX)</td>
<td>EF</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT bPort,AL</td>
<td>Output (AL) to bPort</td>
<td>E6</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT wPort,AX</td>
<td>Output (AX) to wPort</td>
<td>E7</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP AX</td>
<td>Pop stack to AX</td>
<td>58</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP BX</td>
<td>Pop stack to BX</td>
<td>5B</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP BP</td>
<td>Pop stack to BP</td>
<td>5D</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP CX</td>
<td>Pop stack to CX</td>
<td>59</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP DI</td>
<td>Pop stack to DI</td>
<td>5F</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP DS</td>
<td>Pop stack to DS</td>
<td>1F</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP DX</td>
<td>Pop stack to DX</td>
<td>5A</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP EA</td>
<td>Pop stack to EA</td>
<td>8F MOD 000 R/M</td>
<td>17+EA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP ES</td>
<td>Pop stack to ES</td>
<td>07</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP SI</td>
<td>Pop stack to SI</td>
<td>5E</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP SP</td>
<td>Pop stack to SP</td>
<td>5C</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POP SS</td>
<td>Pop stack to SS</td>
<td>17</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>POPF</td>
<td>Pop stack to FLAGS</td>
<td>9D</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH AX</td>
<td>Push (AX) onto stack</td>
<td>50</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH BP</td>
<td>Push (BP) onto stack</td>
<td>55</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH BX</td>
<td>Push (BX) onto stack</td>
<td>53</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH CS</td>
<td>Push (CS) onto stack</td>
<td>0E</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH CX</td>
<td>Push (CX) onto stack</td>
<td>51</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH DI</td>
<td>Push (DI) onto stack</td>
<td>57</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH DS</td>
<td>Push (DS) onto stack</td>
<td>1E</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH DX</td>
<td>Push (DX) onto stack</td>
<td>52</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH EA</td>
<td>Push (EA) onto stack</td>
<td>FF MOD 110 R/M</td>
<td>15+EA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH ES</td>
<td>Push (ES) onto stack</td>
<td>06</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH SI</td>
<td>Push (SI) onto stack</td>
<td>56</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH SP</td>
<td>Push (SP) onto stack</td>
<td>54</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUSH SS</td>
<td>Push (SS) onto stack</td>
<td>16</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RCL bEA,1</td>
<td>Rotate bEA left thru carry 1 bit</td>
<td>D0 MOD 010 R/M</td>
<td>15+EA</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>RCL wEA,1</td>
<td>Rotate wEA left thru carry 1 bit</td>
<td>DI MOD 010 R/M</td>
<td>15+EA</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
### Table A-3. Instruction Set in Alphabetic Order of Instruction Mnemonic. (5 of 6.)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operand</th>
<th>Summary</th>
<th>Op Cd</th>
<th>Memory Organization</th>
<th>Clocks</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV</td>
<td></td>
<td>Move byte string</td>
<td>A4</td>
<td></td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td></td>
<td>Move word string</td>
<td>A5</td>
<td></td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>RCR</td>
<td>bEA,CL</td>
<td>Rotate bEA right thru carry (CL) bits</td>
<td>D2</td>
<td>MOD 011 R/M</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>wEA,CL</td>
<td>Rotate wEA right thru carry (CL) bits</td>
<td>D3</td>
<td>MOD 011 R/M</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>bEA,1</td>
<td>Rotate bEA right thru carry 1 bit</td>
<td>D0</td>
<td>MOD 011 R/M</td>
<td>15+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>wEA,1</td>
<td>Rotate wEA right thru carry 1 bit</td>
<td>D1</td>
<td>MOD 011 R/M</td>
<td>15+EA</td>
<td>X X</td>
</tr>
<tr>
<td>REP</td>
<td>(Same as REPZ.)</td>
<td>Repeat while (CX)≠0 AND (ZF)=0</td>
<td>F2</td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>REPZ</td>
<td></td>
<td>Repeat while (CX)≠0 AND (ZF)=1</td>
<td>F3</td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>RET</td>
<td>wData</td>
<td>FAR return, ADD data to REG SP</td>
<td>CA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RET</td>
<td></td>
<td>FAR return</td>
<td>CB</td>
<td></td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>RET</td>
<td>wData</td>
<td>NEAR return (SP)+(wData)</td>
<td>C2</td>
<td></td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>ROL</td>
<td>bEA,CL</td>
<td>Rotate bEA left (CL) bits</td>
<td>D2</td>
<td>MOD 000 R/M</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>wEA,CL</td>
<td>Rotate wEA left (CL) bits</td>
<td>D3</td>
<td>MOD 000 R/M</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>bEA,1</td>
<td>Rotate bEA left 1 bit</td>
<td>D0</td>
<td>MOD 000 R/M</td>
<td>15+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>wEA,1</td>
<td>Rotate wEA left 1 bit</td>
<td>D1</td>
<td>MOD 000 R/M</td>
<td>15+EA</td>
<td>X X</td>
</tr>
<tr>
<td>ROR</td>
<td>bEA,CL</td>
<td>Rotate bEA right (CL) bits</td>
<td>D3</td>
<td>MOD 001 R/M</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>wEA,CL</td>
<td>Rotate wEA right (CL) bits</td>
<td>D3</td>
<td>MOD 001 R/M</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>bEA,1</td>
<td>Rotate bEA right 1 bit</td>
<td>D0</td>
<td>MOD 001 R/M</td>
<td>15+EA</td>
<td>X X</td>
</tr>
<tr>
<td></td>
<td>wEA,1</td>
<td>Rotate wEA right 1 bit</td>
<td>D1</td>
<td>MOD 001 R/M</td>
<td>15+EA</td>
<td>X X</td>
</tr>
<tr>
<td>SBB</td>
<td>bEA,bData</td>
<td>(bEA)=(bEA)-bData-CF</td>
<td>80</td>
<td>MOD 011 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
</tr>
<tr>
<td></td>
<td>bEA,bData</td>
<td>(bEA)=(bEA)-Ext(bData)-CF</td>
<td>82</td>
<td>MOD 011 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
</tr>
<tr>
<td></td>
<td>bEA,bData</td>
<td>(bEA)=(bEA)-Ext(bData)-CF</td>
<td>83</td>
<td>MOD 011 R/M</td>
<td>17+EA</td>
<td>X XXXXX</td>
</tr>
<tr>
<td></td>
<td>bEA,REG</td>
<td>(bEA)=(bREG)-(bEA)-CF</td>
<td>1A</td>
<td>MOD REG R/M</td>
<td>9+EA(3)</td>
<td>X XXXXX</td>
</tr>
<tr>
<td></td>
<td>bEA,REG</td>
<td>(bREG)=(bEA)-(bREG)-CF</td>
<td>1B</td>
<td>MOD REG R/M</td>
<td>9+EA(3)</td>
<td>X XXXXX</td>
</tr>
<tr>
<td></td>
<td>bEA,REG</td>
<td>(bREG)=(bEA)-(bREG)-CF</td>
<td>18</td>
<td>MOD REG R/M</td>
<td>16+EA(3)</td>
<td>X XXXXX</td>
</tr>
<tr>
<td></td>
<td>wEA,REG</td>
<td>(wREG)=(wEA)-(wREG)-CF</td>
<td>19</td>
<td>MOD REG R/M</td>
<td>16+EA(3)</td>
<td>X XXXXX</td>
</tr>
<tr>
<td></td>
<td>wEA,REG</td>
<td>(wREG)=(wEA)-(wREG)-CF</td>
<td>1B</td>
<td>MOD REG R/M</td>
<td>9+EA(3)</td>
<td>X XXXXX</td>
</tr>
<tr>
<td>SCASB</td>
<td>Scan byte string</td>
<td>AE</td>
<td></td>
<td></td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>SCASW</td>
<td>Scan word string</td>
<td>AP</td>
<td></td>
<td></td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>SHL</td>
<td>bEA,CL</td>
<td>Shift bEA left (CL) bits</td>
<td>D2</td>
<td>MOD 100 R/M</td>
<td>20+EA</td>
<td>X X</td>
</tr>
<tr>
<td>Instruction</td>
<td>Operand</td>
<td>Summary</td>
<td>OpCd</td>
<td>Memory Organization</td>
<td>Clocks</td>
<td>Flags</td>
</tr>
<tr>
<td>-------------</td>
<td>---------</td>
<td>---------</td>
<td>------</td>
<td>---------------------</td>
<td>--------</td>
<td>-------</td>
</tr>
<tr>
<td>SHL</td>
<td>wEA,CL</td>
<td>Shift wEA left (CL) bits</td>
<td>D3</td>
<td>MOD 100 R/M</td>
<td>20+EA</td>
<td>X</td>
</tr>
<tr>
<td>SHL</td>
<td>bEA,1</td>
<td>Shift bEA left 1 bit</td>
<td>D0</td>
<td>MOD 100 R/M</td>
<td>15+EA</td>
<td>X</td>
</tr>
<tr>
<td>SHL</td>
<td>wEA,1</td>
<td>Shift wEA left 1 bit</td>
<td>D1</td>
<td>MOD 100 R/M</td>
<td>15+EA</td>
<td>X</td>
</tr>
<tr>
<td>SHR</td>
<td>bEA,CL</td>
<td>Shift bEA right (CL) bits</td>
<td>D2</td>
<td>MOD 101 R/M</td>
<td>20+EA</td>
<td>X</td>
</tr>
<tr>
<td>SHR</td>
<td>wEA,1</td>
<td>Shift wEA right 1 bit</td>
<td>D3</td>
<td>MOD 101 R/M</td>
<td>+4/bits X</td>
<td>X</td>
</tr>
<tr>
<td>SHR</td>
<td>bEA,1</td>
<td>Shift bEA right 1 bit</td>
<td>D0</td>
<td>MOD 101 R/M</td>
<td>15+EA</td>
<td>X</td>
</tr>
<tr>
<td>SHR</td>
<td>wEA,1</td>
<td>Shift wEA right 1 bit</td>
<td>D1</td>
<td>MOD 101 R/M</td>
<td>15+EA</td>
<td>X</td>
</tr>
<tr>
<td>SS</td>
<td>SS</td>
<td>SS segment override</td>
<td>36</td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>STD</td>
<td></td>
<td>Set direction flag</td>
<td>F9</td>
<td></td>
<td>2</td>
<td>S</td>
</tr>
<tr>
<td>STI</td>
<td></td>
<td>Set interrupt flag</td>
<td>FB</td>
<td></td>
<td>2</td>
<td>S</td>
</tr>
<tr>
<td>STOSB</td>
<td></td>
<td>Store byte string</td>
<td>AA</td>
<td></td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>STOSW</td>
<td></td>
<td>Store word string</td>
<td>AB</td>
<td></td>
<td>11 (9+10/rep)</td>
<td></td>
</tr>
<tr>
<td>SUB</td>
<td>AL,bData</td>
<td>(AL)=(AL)-bData</td>
<td>2C</td>
<td>MOD 111 R/M</td>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>AX,wData</td>
<td>(AX)=(AX)-wData</td>
<td>2D</td>
<td>MOD 100 R/M</td>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>bEA,bData</td>
<td>(bEA)=(bEA)-bData</td>
<td>80</td>
<td>MOD 101 R/M</td>
<td>17+EA</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>bEA,bData</td>
<td>(bEA)=(bEA)-bData</td>
<td>82</td>
<td>MOD 101 R/M</td>
<td>17+EA</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>wEA,wData</td>
<td>(wEA)=(wEA)-wData</td>
<td>81</td>
<td>MOD 101 R/M</td>
<td>17+EA</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>wEA,bData</td>
<td>(wEA)=(wEA)-Ext(bData)</td>
<td>83</td>
<td>MOD 101 R/M</td>
<td>17+EA</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>bEA,REG</td>
<td>(bEA)=(bEA)-(bREG)</td>
<td>28</td>
<td>MOD REGR/M</td>
<td>16+EA(3)</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>wEA,REG</td>
<td>(wEA)=(wEA)-(wREG)</td>
<td>29</td>
<td>MOD REGR/M</td>
<td>16+EA(3)</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>REG,bEA</td>
<td>(bREG)=(bREG)-(bEA)</td>
<td>2A</td>
<td>MOD REGR/M</td>
<td>9+EA(3)</td>
<td>X</td>
</tr>
<tr>
<td>SUB</td>
<td>REG,wEA</td>
<td>(wREG)=(wREG)-(wEA)</td>
<td>2B</td>
<td>MOD REGR/M</td>
<td>9+EA(3)</td>
<td>X</td>
</tr>
<tr>
<td>TEST</td>
<td>AL,bData</td>
<td>FLAGS=(AL) TEST (bData)</td>
<td>A8</td>
<td>MOD 100 R/M</td>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>TEST</td>
<td>AX,bData</td>
<td>FLAGS=(AX) TEST (wData)</td>
<td>A9</td>
<td>MOD 100 R/M</td>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>TEST</td>
<td>bEA,bData</td>
<td>FLAGS=(bEA) TEST bData</td>
<td>F6</td>
<td>MOD 000 R/M</td>
<td>20+EA</td>
<td>C</td>
</tr>
<tr>
<td>TEST</td>
<td>wEA,bData</td>
<td>FLAGS=(wEA) TEST wData</td>
<td>F7</td>
<td>MOD 000 R/M</td>
<td>10+EA</td>
<td>C</td>
</tr>
<tr>
<td>TEST</td>
<td>bEA,REG</td>
<td>FLAGS=(bEA) TEST (bREG)</td>
<td>84</td>
<td>MOD REGR/M</td>
<td>9+EA(3)</td>
<td>C</td>
</tr>
<tr>
<td>TEST</td>
<td>wEA,REG</td>
<td>FLAGS=(wEA) TEST (wREG)</td>
<td>85</td>
<td>MOD REGR/M</td>
<td>9+EA(3)</td>
<td>C</td>
</tr>
<tr>
<td>WAITX</td>
<td></td>
<td>Wait for TEST signal</td>
<td>9B</td>
<td></td>
<td>3=WAITX</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>AX,AX</td>
<td>NOP</td>
<td>90</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>AX,BP</td>
<td>Exchange (AX), (BP)</td>
<td>95</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>AX,BX</td>
<td>Exchange (AX), (BX)</td>
<td>93</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>AX,CX</td>
<td>Exchange (AX), (CX)</td>
<td>91</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>AX,D1</td>
<td>Exchange (AX), (D1)</td>
<td>97</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>AX,DX</td>
<td>Exchange (AX), (DX)</td>
<td>92</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>AX,S1</td>
<td>Exchange (AX), (S1)</td>
<td>96</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>AX,SP</td>
<td>Exchange (AX), (SP)</td>
<td>94</td>
<td></td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>bREG,bEA</td>
<td>Exchange bREG, bEA</td>
<td>86</td>
<td>MOD REGR/M</td>
<td>17+EA(4)</td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>wREG,wEA</td>
<td>Exchange wREG, wEA</td>
<td>87</td>
<td>MOD REGR/M</td>
<td>17+EA(4)</td>
<td></td>
</tr>
<tr>
<td>XLAT</td>
<td>TABLE</td>
<td>Translate using (BX)</td>
<td>D7</td>
<td></td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>XOR</td>
<td>AL,bData</td>
<td>(AL)=(AL) XOR bData</td>
<td>34</td>
<td>MOD 100 R/M</td>
<td>4</td>
<td>C</td>
</tr>
<tr>
<td>XOR</td>
<td>AX,wData</td>
<td>(AX)=(AX) XOR wData</td>
<td>35</td>
<td>MOD 100 R/M</td>
<td>4</td>
<td>C</td>
</tr>
<tr>
<td>XOR</td>
<td>bEA,bData</td>
<td>(bEA)=(bEA) XOR bData</td>
<td>80</td>
<td>MOD 101 R/M</td>
<td>17+EA</td>
<td>C</td>
</tr>
<tr>
<td>XOR</td>
<td>wEA,wData</td>
<td>(wEA)=(wEA) XOR wData</td>
<td>81</td>
<td>MOD 101 R/M</td>
<td>17+EA</td>
<td>C</td>
</tr>
<tr>
<td>XOR</td>
<td>bEA,REG</td>
<td>(bEA)=(bEA) XOR (bREG)</td>
<td>83</td>
<td>MOD REGR/M</td>
<td>16+EA(3)</td>
<td>C</td>
</tr>
<tr>
<td>XOR</td>
<td>wEA,REG</td>
<td>(wEA)=(wEA) XOR (wREG)</td>
<td>84</td>
<td>MOD REGR/M</td>
<td>16+EA(3)</td>
<td>C</td>
</tr>
<tr>
<td>XOR</td>
<td>REG,bEA</td>
<td>(bREG)=(bREG) XOR (bEA)</td>
<td>82</td>
<td>MOD REGR/M</td>
<td>9+EA(3)</td>
<td>C</td>
</tr>
<tr>
<td>XOR</td>
<td>REG,wEA</td>
<td>(wREG)=(wREG) XOR (wEA)</td>
<td>83</td>
<td>MOD REGR/M</td>
<td>9+EA(3)</td>
<td>C</td>
</tr>
</tbody>
</table>
Appendix B: RESERVED WORDS

A ENDS JPO PTR
AAA EQ JS PUBLIC
AAD EQU JZ PURGE
AAM ES LABEL PUSH
AAS ESC LAHF PUSHF
ABS EVEN LDS RCL
ADC EXTRN LE RCR
ADD FAC LEA RECORD
AH FALC LENGTH REPE
AL FAR LES REPNE
AND GE LIST REPNZ
ASSUME GEN LOCK REP2
AT GENONLY LDS RESTORE
AX GROUP LODSB RET
BH GT LODSW ROR
BL HIGH LOOP SAL
BP HLT LOOPE SAR
BX IDIV LOOPNZ SAVE
BYTE IMUL LOOPZ SBB
CALL IN LOW SCAS
CBW INC LT SCASB
CH INCLUDE MASK SCASW
CL INT MEMORY SEG
CLC INTO MOD SEGMENT
CLD IRET MOV SHL
CLI JA MOVS SHORT
CMC JAE MOVSB SHR
CMP JB MOVSW SI
CMPS JBCZ MUL SIZE
CMPSB JBE NAME SP
CMPSW JC NE SS
COMMON JE NEAR STACK
CS JGE NEG STC
CWD JL NIL STD
CX JLE NOGEN STI
DAA JMP NOLIST STOS
DAS JNA NOPAGING STOSB
DB JNAE NOT STOSW
DD JNB NOTHING SUB
DEC JNBE NOXREF TEST
DH JNC OFFSET THIS
DI JNE OR TITLE
DIV JNG ORG TYPE
DL JNGE OUT WAIT
DS JNLE PAGE WIDTH
DUP JNO PAGELENGTH WORD
DN JNP PAGENWIDTH XCHG
DWORD JNS PAGING XLAT
DX JNZ PARA XLATB
EJECT JO POP XOR
END JP POPF ?
ENDP JPE PROC ??SEG